




- N-Channel Application-Specific MOSFET
- Ideal for CPU Core DC-DC Converters
- · Low Conduction Losses
- Minimizes Parallel MOSFETs for high current applications
- 100% R_G Tested

Description

This new device employs advanced HEXFET Power MOSFET technology to achieve very low on-resistance. The reduced conduction losses makes it ideal for high efficiency DC-DC converters that power the latest generation of microprocessors.

The IRLR8503 has been optimized and is 100% tested for all parameters that are critical in synchronous buck converters including $R_{\rm DS(on)},\,$ gate charge and Cdv/dt-induced turn-on immunity. The IRLR8503 offers an extremely low combination of $Q_{\rm sw}$ & $R_{\rm DS(on)}$ for reduced losses in control FET applications.

The package is designed for vapor phase, infra-red, convection, or wave soldering techniques. Power dissipation of greater than 2W is possible in a typical PCB mount application.





DEVICE RATINGS (MAX. Values)

HEXFET® MOSFET for DC-DC Converters

	IRLR8503
V_{DS}	30V
R _{DS(on)}	18 mΩ
Q_{G}	20 nC
Q_{SW}	8 nC
Q _{oss}	29.5 nC

Absolute Maximum Ratings

<u>- 100001010 1100011101111 110001110</u>						
Parameter		Symbol	IRLR8503	Units		
Drain-Source Voltage		$V_{ t DS}$	30	V		
Gate-Source Voltage		V_{GS}	±20			
Continuous Drain or Source Current	$T_C = 25^{\circ}C$		44			
Continuous Drain of Source Current	$T_C = 90^{\circ}C$	I _D	32	Α		
Pulsed Drain Current ①		I _{DM}	196			
Power Dissipation ©	$T_C = 25^{\circ}C$	D_	62	w		
Fower Dissipation 9	$T_C = 90^{\circ}C$	P _D	30	VV		
Junction & Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C		
Continuous Source Current (Body Diode)		I _S	15	^		
Pulsed Source Current ①		I _{SM}	196	— A		

Thermal Resistance

Parameter	Symbol	Тур	Max	Units
Maximum Junction-to-Ambient ③ ⑥	$R_{\theta JA}$		50	°C/W
Maximum Junction-to-Lead ®	$R_{\theta JL}$		2.0	· C/vv



Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Units	Conditions	
Drain-to-Source Breadown Voltage*	$V_{(BR)DSS}$	30			٧	$V_{GS} = 0V, I_D = 250\mu A$	
Static Drain-Source On-Resistance*			11	16	mΩ	$V_{GS} = 10V$, $I_D = 15A$ ②	
Static Dialii-Source On-nesistance	$R_{DS(on)}$		13	18	11152	$V_{GS} = 4.5V, 1_D = 15A$	
Gate Threshold Voltage*	$V_{GS(th)}$	1.0		3.0	٧	$V_{DS} = V_{GS}$, $I_D = 250\mu A$	
Drain-Source Leakage Current	l ₁			1.0	μA	$V_{DS} = 30V, V_{GS} = 0$	
Diain-Source Leakage Current	DSS			150	μΛ	$V_{DS} = 24V, V_{GS} = 0, T_{J} = 100^{\circ}C$	
Gate-Source Leakage Current*	I_{GSS}			±100	nA	$V_{GS} = \pm 20V$	
Total Gate Charge, Control FET*	Q_g		15	20		$V_{GS} = 5V, I_D = 15A, V_{DS} = 16V$	
Total Gate Charge, Synch FET*	Q_g		13	17		$V_{GS} = 5V$, $V_{DS} < 100$ mV	
Pre-Vth Gate-to-Source Charge	Q _{gs1}		3.7		nC		
Post-Vth Gate-to-Source Charge	Q _{gs2}		1.3		110	$V_{DS} = 16V, I_{D} = 15A$	
Gate-to-Drain Charge	Q_{gd}		4.1			V _{DS} = 10V, I _D = 13A	
Switch Charge* (Q _{gs2} + Q _{gd})	Q _{SW}		5.4	8			
Output Charge*	Q _{OSS}		23	29.5		$V_{DS} = 16V, V_{GS} = 0$	
Gate Resistance	R_G	0.4		1.1	Ω		
Turn-On Delay Time	t _{d(on)}		10			$V_{DD} = 16V, I_{D} = 15A$	
Drain Voltage Rise Time	tr _V		18		ns	$V_{GS} = 5.0V$	
Turn-Off Delay Time	t _{d(off)}		11		115	Clamped Inductive Load	
Drain Voltage Fall Time	tf _V		3			See Test Diagram Fig. 14	
Input Capacitance	C _{iss}		1650			$V_{DS} = 25V$	
Output Capacitance	C _{oss}		650		pF	$V_{GS} = 0$	
Reverse Transfer Capacitance	C _{rss}		58				

Source-Drain Rating & Characteristics

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Diode Forward Voltage*	V_{SD}			1.0	٧	$I_S = 15A^{\circ}, V_{GS} = 0V$
Reverse Recovery Charge ④	Q _{rr}		76			di/dt = $700A/\mu s$ V _{DD} = $16V$, V _{GS} = $0V$, I _S = $15A$
Reverse Recovery Charge (with Parallel Schottsky) ®	$Q_{rr(s)}$		67			di/dt = $700A/\mu s$ (with $10BQ040$) $V_{DD} = 16V$, $V_{GS} = 0V$, $I_S = 15A$

- Typ = measured Q_{oss}
- Notes:


 ① Repetitive rating; pulse width limited by max. junction temperature.
 ⑤ Calculated continuous current based on maximum allowable Junction temperature; switching and other losses will decrease RMS current capability; package limitation current = 20A.

*Devices are 100% tested to these parameters.



Power MOSFET Optimization for DC-DC Converters

While the IRLR8103V and IRLR8503 can and are being used in a variety of applications, they were designed and optimized for low voltage DC-DC conversion in a synchronous buck converter topology, specifically, microprocessor power applications. The IRLR8503 (Figure 1) was optimized for the control FET socket, while the IRLR8103V was optimized for the synchronous FET function.



Because of the inter-electrode capacitance (Figure 2) of the Power MOSFET, specifying the R_{DSON} of the device is not enough to ensure good performance. An optimization between R_{DSON} and charge must be performed to insure the best performing MOSFET for a given application. Both die size and device architecture must be varied to achieve the minimum possible in-circuit losses. This is independently true for both control FET and synchronous FET. Unfortunately, the capacitances of a FET are non-linear and voltage dependent. Therefore, it is inconvenient to specify and use them effectively in switching power supply power loss estimations. This was well understood years ago and resulted in changing the emphasis from capacitance to gate charge on Power MOSFET data sheets.

Table 1 - Traditional Charge Parameters

Device Capacitance	Corresponding Charge Parameter
C _{gs}	Q_{gs}
$C_{gs} + C_{gd}$	$Q_{_{\mathrm{G}}}$
C _{GD}	$Q_{_{\mathrm{GD}}}$

International Rectifier has recently taken the industry a step further by specifying new charge parameters that are even more specific to DC-DC converter design (Table 2). In order to understand these parameters, it is best to start with the in-circuit waveforms in Figure 3 & Figure 4.

Table 2 - New Charge Parameters

New Charge Parameter	Description	Waveform
Q _{GS1}	Pre-Threshold Gate Charge	
Q _{GS2}	Post-Threshold Gate Charge	Figure 3
Q _{GCONT}	Control FET Total Q _G	
Q _{switch}	Charge during control FET switching Combines Q_{GS2} and Q_{GD}	
Q _{oss}	Output charge Charge supplied to C _{OSS} during the Q _{GD} period of control FET switching	Figure 5 Figure 6
Q _{GSYNC}	Synchronous FET Total Q_{G} ($V_{DS} \le 0$)	Figure 4





Figure 3 – Control FET Waveform

Figure 4 – Sync FET Waveform

The waveforms are broken into segments corresponding to charge parameters. These, in turn, correspond to discrete time segments of the switching waveform.



Losses may be broken into four categories: conduction loss, gate drive loss, switching loss, and output loss. The following simplified power loss equation is true for both MOSFETs in a synchronous buck converter:

$$P_{LOSS} = P_{CONDUCTION} + P_{GATE DRIVE} + P_{SWITCH} + P_{OUTPUT}$$

For the synchronous FET, the P_{SWITCH} term becomes virtually zero and is ignored.



Table 3 and Table 4 describes the event during the various charge segments and shows an approximation of losses during that period.

Table 3 -	Control	FFT	00000
Table 5 -	· COHILIO	1 – 1 1	しいううせう

	Description	Segment Losses
Conduction Loss	Losses associated with MOSFET on time. $I_{\rm RMS}$ is a function of load current and duty cycle.	$P_{COND} = I_{RMS}^2 \times R_{DS (on)}$
Gate Drive Loss	Losses associated with charging and discharging the gate of the MOSFET every cycle. Use the control FET \mathbf{Q}_{G} .	$\mathbf{P}_{IN} = \mathbf{V}_{G} \times \mathbf{Q}_{G} \times f$
Switching Loss	Losses during the drain voltage and drain current transitions for every full cycle. Losses occur during the $Q_{\rm GS2}$ and $Q_{\rm GD}$ time period and can be simplified by using $Q_{\rm switch}$.	$P_{QGS2} \approx V_{IN} \times I_{L} \times \frac{Q_{GS2}}{I_{G}} \times f$
		$\left \mathbf{P}_{QGD} \approx \mathbf{V}_{IN} \times \mathbf{I}_{L} \times \frac{\mathbf{Q}_{GD}}{\mathbf{I}_{G}} \times f \right $
		$ \mathbf{P}_{SWITCH} \approx \mathbf{V}_{IN} \times \mathbf{I}_{L} \frac{\mathbf{Q}_{SW}}{\mathbf{I}_{G}} \times f $
Output Loss	Losses associated with the \mathbf{Q}_{oss} of the device every cycle when the control FET turns on. Losses are caused by both FETs, but are dissipated by the control FET.	$P_{\text{OUTPUT}} = \frac{Q_{\text{OSS}}}{2} \times V_{\text{IN}} \times F$

Table 4 - Synchronous FET Losses

	Description	Segment Losses
Conduction Loss	Losses associated with MOSFET on time. I_{RMS} is a function of load current and duty cycle.	$P_{COND} = I_{RMS}^2 \times R_{DSon}$
Gate Drive Loss	Losses associated with charging and discharging the gate of the MOSFET every cycle. Use the Sync FET $\mathbf{Q}_{\rm G}.$	$\mathbf{P}_{IN} = \mathbf{V}_{G} \times \mathbf{Q}_{G} \times f$
Switching Loss	Generally small enough to ignore except at light loads when the current reverses in the output inductor. Under these conditions various light load power saving techniques are employed by the control IC to maintain switching losses to a negligible level.	P _{SWITCH} ≈ 0
Output Loss	Losses associated with the \mathbf{Q}_{oss} of the device every cycle when the control FET turns on. They are caused by the synchronous FET, but are dissipated in the control FET.	$P_{\text{OUTPUT}} = \frac{Q_{\text{OSS}}}{2} \times V_{\text{IN}} \times f$

Typical PC Application

The IRLR8103V and the IRLR8503 are suitable for Synchronous Buck DC-DC Converters, and are optimized for use in next generation CPU applications. The IRLR8103V is primarily optimized for use as the low side synchronous FET (Q2) with low $R_{\rm DS(on)}$ and high CdV/dt immunity. The IRLR8503 is primarily optimized for use as the high side control FET (Q2) with low cobmined Qsw and $R_{\rm DS(on)}$, but can also be used as a synchronous FET. The IRLR8503 is also tested for Cdv/dt immunity, critical for the low side socket. The typical configuration in which these devices may be used in shown in Figure 7.






Figure 7. 2 & 3-FET solution for Synchronous Buck Topology.









Inductive Load Circuit





Figure 14. Clamped Inductive Load test diagram



D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



D-Pak (TO-252AA) Part Marking Information




WITH ASSEMBLY

LOT CODE 1234


ASSEMBLED ON WW 16, 1999 IN THE ASSEMBLY LINE "A"

IN THE ASSEMBLY LINE "A

Note: "P" in assembly line position indicates "Lead-Free"











Tape & Reel Information

TO-252AA



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Data and specifications subject to change without notice.

This product has been designed and qualified for the commercial market.

Qualification Standards can be found on IR's Web site.

International Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 5/05

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/