

# **FDC5614P**

# 60V P-Channel Logic Level PowerTrench® MOSFET

### **General Description**


This 60V P-Channel MOSFET uses Fairchild's high voltage PowerTrench process. It has been optimized for power management applications.


### **Applications**

- DC-DC converters
- Load switch
- · Power management

### **Features**

- -3 A, -60 V.  $R_{DS(ON)} = 0.105 \Omega @ V_{GS} = -10 V$  $R_{DS(ON)} = 0.135 \Omega @ V_{GS} = -4.5 V$
- · Fast switching speed
- High performance trench technology for extremely low  $R_{\ensuremath{\mathsf{DS}}(\ensuremath{\mathsf{ON}})}$





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		-60	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	-3	А
	- Pulsed		-20	
P <sub>D</sub>	Maximum Power Dissipation	(Note 1a)	1.6	W
		(Note 1b)	0.8	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	30	°C/W

# **Package Marking and Ordering Information**

Device Marking	Device	Reel Size	Tape width	Quantity	
.564	FDC5614P	7"	8mm	3000 units	

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics		I	I	I	ı
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-60			V
ΔBV <sub>DSS</sub> ΔT, <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 μA, Referenced to 25°C		-49		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -48 \text{ V},  V_{GS} = 0 \text{ V}$			-1	μΑ
I <sub>GSSF</sub>	Gate–Body Leakage, Forward	$V_{GS} = 20V$ , $V_{DS} = 0 V$			100	nA
I <sub>GSSR</sub>	Gate–Body Leakage, Reverse	V <sub>GS</sub> = -20 V V <sub>DS</sub> = 0 V			-100	nA
On Char	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-1	-1.6	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{,J}}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A,Referenced to 25°C		4		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = -10 \text{ V},  I_D = -3 \text{ A}$ $V_{GS} = -4.5 \text{ V},  I_D = -2.7 \text{ A}$ $V_{GS} = -10 \text{ V},  I_D = -3 \text{ A} \text{ T}_1 = 125^{\circ}\text{C}$		82 105 130	105 135 190	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = -10 \text{ V}, I_D = -3 \text{ A T}_J = 125^{\circ}\text{C}$ $V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$	-20			Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 \text{ V}, \qquad I_{D} = -3 \text{ A}$		8		S
Dvnamio	Characteristics			•	•	
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -30 \text{ V},  V_{GS} = 0 \text{ V},$		759		pF
Coss	Output Capacitance	f = 1.0 MHz		90		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1		39		pF
Switchir	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -30 \text{ V}, \qquad I_{D} = -1 \text{ A}, \\ V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		7	14	ns
t <sub>r</sub>	Turn-On Rise Time			10	20	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			19	34	ns
t <sub>f</sub>	Turn-Off Fall Time			12	22	ns
$Q_g$	Total Gate Charge	$V_{DS} = -30V$ , $I_{D} = -3.0 \text{ A}$ , $V_{GS} = -10 \text{ V}$		15	24	nC
Q <sub>gs</sub>	Gate-Source Charge			2.5		nC
$Q_{gd}$	Gate-Drain Charge			3.0		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Source				-1.3	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_S = -1.3 \text{ A}  \text{(Note 2)}$		-0.8	-1.2	V

#### Notes:

- a. 78°C/W when mounted on a 1in² pad of 2oz copper on FR-4 board.
- b. 156°C/W when mounted on a minimum pad.
- 2. Pulse Test: Pulse Width  $\leq 300~\mu s,~Duty~Cycle \leq 2.0\%$

<sup>1.</sup> R<sub>eJA</sub> is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>eJC</sub> is guaranteed by design while R<sub>eCA</sub> is determined by the user's board design.

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Characteristics**







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient themal response will change depending on the circuit board design.

FDC5614P Rev C1 (W)

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™  $VCX^{TM}$ FAST ® OPTOLOGIC™ STAR\*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™  $HiSeC^{\scriptscriptstyle\mathsf{TM}}$ SuperSOT™-8 DOME™ PowerTrench® SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E<sup>2</sup>CMOS<sup>TM</sup> LittleFET™  $OS^{TM}$ EnSigna™ MicroFET™ TruTranslation™ QT Optoelectronics™  $\mathsf{FACT}^{\mathsf{TM}}$ MicroPak™ UHC™ Quiet Series™ UltraFET® FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER®

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H