

May 2000

# **FQA55N25**

# 250V N-Channel MOSFET

## **General Description**


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supply.

#### **Features**

- 55A, 250V,  $R_{DS(on)}$  = 0.04 $\Omega$  @V<sub>GS</sub> = 10 V Low gate charge ( typical 140 nC)
- Low Crss (typical 125 pF)
- Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability





# Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		FQA55N25	Units
V <sub>DSS</sub>	Drain-Source Voltage		250	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		55	Α
	- Continuous (T <sub>C</sub> = 100°C)		34.8	А
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	220	Α
V <sub>GSS</sub>	Gate-Source Voltage		± 30	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	1000	mJ
I <sub>AR</sub>	Avalanche Current	(Note 1)	55	А
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	31	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns
P <sub>D</sub>	Power Dissipation (T <sub>C</sub> = 25°C)		310	W
	- Derate above 25°C		2.5	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

# **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.4	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink	0.24		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		40	°C/W

©2000 Fairchild Semiconductor International Rev. A, May 2000

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	250			V
ΔBV <sub>DSS</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		0.22		V/°C
oss	Zana Oata Walteria D. C. O	V <sub>DS</sub> = 250 V, V <sub>GS</sub> = 0 V			1	μА
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 200 V, T <sub>C</sub> = 125°C			10	μΑ
GSSF	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V			100	nA
GSSR	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V			-100	nA
n Cha	aracteristics				•	•
GS(th)	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3.0		5.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 27.5 A		0.03	0.04	Ω
JFS	Forward Transconductance	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 27.5 A (Note 4)		46		S
'oss	Output Capacitance	f = 1.0 MHz		10000		
S <sub>iss</sub>	Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		1000	1300	pF pF
) Vree	Reverse Transfer Capacitance	1.0 1.1.1				
O <sub>rss</sub>	Reverse Transfer Capacitance	1.0 1.11 12		125	160	рF
	Reverse Transfer Capacitance ing Characteristics					
Switch	·					
Switch	ing Characteristics	V <sub>DD</sub> = 125 V, I <sub>D</sub> = 55 A,		125	160	pF
Switch d(on)	ing Characteristics  Turn-On Delay Time	$V_{DD}$ = 125 V, $I_{D}$ = 55 A, $R_{G}$ = 25 $\Omega$		125	160	pF
Switch d(on) d(off)	ing Characteristics Turn-On Delay Time Turn-On Rise Time	V <sub>DD</sub> = 125 V, I <sub>D</sub> = 55 A,		125 100 700	160 210 1400	pF ns
Switch  d(on)  r  d(off)	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time	$V_{DD}$ = 125 V, $I_{D}$ = 55 A, $R_{G}$ = 25 $\Omega$		100 700 200	210 1400 410	pF  ns  ns
Switch  d(on)  r  d(off)  f	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time	$V_{DD}$ = 125 V, $I_{D}$ = 55 A, $R_{G}$ = 25 $\Omega$ (Note 4, 5		125 100 700 200 250	160 210 1400 410 510	ns ns ns
Switch  d(on)  r  d(off)  f  Q  g	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge	$V_{DD}$ = 125 V, $I_{D}$ = 55 A, $R_{G}$ = 25 $\Omega$ (Note 4, 5) $V_{DS}$ = 200 V, $I_{D}$ = 55 A,	   )	125 100 700 200 250 140	210 1400 410 510 180	pF  ns ns ns ns nc
Switch d(on) r d(off) f 2g 2gs	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge	$V_{DD}$ = 125 V, $I_{D}$ = 55 A, $R_{G}$ = 25 $\Omega$ (Note 4, 5) $V_{DS}$ = 200 V, $I_{D}$ = 55 A, $V_{GS}$ = 10 V (Note 4, 5)	   )	100 700 200 250 140 33	160 210 1400 410 510 180	ns ns ns nc nC
Switch  d(on)  r  d(off)  f  2g  2gs  2gd	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge	$V_{DD} = 125 \text{ V}, I_D = 55 \text{ A},$ $R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 200 \text{ V}, I_D = 55 \text{ A},$ $V_{GS} = 10 \text{ V}$ (Note 4, 5)	   )	100 700 200 250 140 33	160 210 1400 410 510 180	ns ns ns ns nc nC
Switch d(on) f d(off) f 2g 2gs 2gd   Drain-S	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge	$V_{DD}$ = 125 V, $I_{D}$ = 55 A, $R_{G}$ = 25 $\Omega$ (Note 4, 5) $V_{DS}$ = 200 V, $I_{D}$ = 55 A, $V_{GS}$ = 10 V (Note 4, 5)  and Maximum Ratings ode Forward Current	      ))	125 100 700 200 250 140 33 77	210 1400 410 510 180	ns ns ns nc nC
Switch d(on) f d(off) f Qg Qgs Qgd   Drain-S S SM	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics at Maximum Continuous Drain-Source Diode R	$V_{DD}$ = 125 V, $I_{D}$ = 55 A, $R_{G}$ = 25 $\Omega$ (Note 4, 5) $V_{DS}$ = 200 V, $I_{D}$ = 55 A, $V_{GS}$ = 10 V (Note 4, 5)  and Maximum Ratings ode Forward Current		100 700 200 250 140 33 77	210 1400 410 510 180 	ns ns ns nC nC
Switch d(on) r d(off) f 2g 2gs	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge  Source Diode Characteristics at Maximum Continuous Drain-Source Diode	$V_{DD}$ = 125 V, $I_{D}$ = 55 A, $R_{G}$ = 25 $\Omega$ (Note 4, 5) $V_{DS}$ = 200 V, $I_{D}$ = 55 A, $V_{GS}$ = 10 V (Note 4, 5)  and Maximum Ratings ode Forward Current	  )  )	100 700 200 250 140 33 77	210 1400 410 510 180   55 220	ns ns ns nC nC nC

- Solution (a) Solution (b) Solution (c) Sol

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International Rev. A, May 2000



Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, May 2000


# Gate Charge Test Circuit & Waveform




# **Resistive Switching Test Circuit & Waveforms**





### **Unclamped Inductive Switching Test Circuit & Waveforms**




#### Peak Diode Recovery dv/dt Test Circuit & Waveforms








Body Diode Reverse Current



©2000 Fairchild Semiconductor International



#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ FASTr™ QFET™ VCX™

Bottomless<sup>™</sup> GlobalOptoisolator<sup>™</sup> QS<sup>™</sup>

CoolFET™ GTO™ QT Optoelectronics™

CROSSVOLT™ HiSeC™ Quiet Series™ DOME™ ISOPLANAR™ SuperSOT™-3 E<sup>2</sup>CMOS<sup>TM</sup> MICROWIRE™ SuperSOT™-6 OPTOLOGIC™ EnSigna™ SuperSOT™-8 FACT™ OPTOPLANAR™ SyncFET™ POP™ FACT Quiet Series™ TinyLogic™

FAST® PowerTrench® UHC™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. F