


**HEXFET® Power MOSFET**

- Dynamic dv/dt Rating
- Current Sense
- 175°C Operating Temperature
- Fast Switching
- Ease of Parallelizing
- Simple Drive Requirements




$V_{DSS} = 60V$   
 $R_{DS(on)} = 0.050\Omega$   
 $I_D = 30A$

**Description**

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device, low on-resistance and cost-effectiveness.

The HEXSence device provides an accurate fraction of the drain current through the additional two leads to be used for control or protection of the device. These devices exhibit similar electrical and thermal characteristics as their IRF-series equivalent part numbers. The provision of a kelvin source connection effectively eliminates problems of common source inductance when the HEXSence is used as a fast, high-current switch in non current-sensing applications.



**Absolute Maximum Ratings**

Parameter		Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	30	
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	21	A
$I_{DM}$	Pulsed Drain Current ①	120	
$P_D @ T_C = 25^\circ C$	Power Dissipation	88	W
	Linear Derating Factor	0.59	W/°C
$V_{GS}$	Gate-to-Source Voltage	±20	V
$E_{AS}$	Single Pulse Avalanche Energy ②	15	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③	4.5	A
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or screw	10 lbf·in (1.1 N·m)	

**Thermal Resistance**

	Parameter	Min.	Max.	Units	
$R_{\theta JC}$	Junction-to-Case	—	—	1.7	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	62	

\*\* When mounted on FR-4 board using minimum recommended footprint. For recommended footprint and soldering techniques refer to application note #AN-994.


# IRCZ34

International  
Rectifier

## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	60	—	—	V
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.065	—	V/ $^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-to-Source On-Resistance	—	—	0.050	$\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V
$g_{\text{fs}}$	Forward Transconductance	9.4	—	—	S
$I_{\text{bss}}$	Drain-to-Source Leakage Current	—	—	25	$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	250	$V_{\text{DS}} = 48\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100	$V_{\text{GS}} = -20\text{V}$
$Q_g$	Total Gate Charge	—	—	46	$I_D = 30\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	11	$V_{\text{DS}} = 48\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	22	$V_{\text{GS}} = 10\text{V}$ , See Fig. 6 and 13 ④
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	13	—	$V_{\text{DD}} = 30\text{V}$
$t_r$	Rise Time	—	100	—	$I_D = 30\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	29	—	$R_G = 12\Omega$
$t_f$	Fall Time	—	52	—	$R_D = 1.0\Omega$ , See Fig. 10 ④
$L_D$	Internal Drain Inductance	—	4.5	—	nH Between lead, 6 mm (0.25 in.) from package and center of die contact
$L_c$	Internal Source Inductance	—	7.5	—	
$C_{\text{iss}}$	Input Capacitance	—	1300	—	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	640	—	$V_{\text{DS}} = 25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	96	—	$f = 1.0\text{MHz}$ , See Fig. 5
$r$	Current Sensing Ratio	1340	—	1480	$I_D = 30\text{A}, V_{\text{GS}} = 10\text{V}$
$C_{\text{oss}}$	Output Capacitance of Sensing Cells	—	9.0	—	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 25\text{V}, f = 1.0\text{MHz}$

## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	30	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	120		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.6	V	$T_J = 25^\circ\text{C}, I_S = 30\text{A}, V_{\text{GS}} = 0\text{V}$ ④
$t_{\text{rr}}$	Reverse Recovery Time	—	120	230	ns	$T_J = 25^\circ\text{C}, I_F = 30\text{A}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	0.70	1.4	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )				


### Notes:

① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )


③  $I_{\text{SD}} \leq 30\text{A}$ ,  $dI/dt \leq 200\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$

②  $V_{\text{DD}} = 25\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.019\text{mH}$   
 $R_G = 25\Omega$ ,  $I_{\text{AS}} = 30\text{A}$ . (See Figure 12)


④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .




**Fig. 1 Typical Output Characteristics,  
 $T_C=25^\circ\text{C}$**



**Fig. 2 Typical Output Characteristics,  
 $T_C=175^\circ\text{C}$**




**Fig. 3 Typical Transfer Characteristics**




**Fig. 4 Normalized On-Resistance vs.  
Temperature**

# IRCZ34


International  
Rectifier




**Fig. 5 Typical Capacitance vs. Drain-to-Source Voltage**




**Fig. 6 Typical Gate Charge vs. Gate-to-Source Voltage**




**Fig. 7 Typical Source-Drain Diode Forward Voltage**




**Fig. 8 Maximum Safe Operating Area**



**Fig. 9 Maximum Drain Current vs. Case Temperature**



**Fig. 12c Maximum Avalanche Energy vs. Drain Current**



**Fig. 11 Maximum Effective Transient Thermal Impedance, Junction-to-Case**

# IRCZ34

International  
**IR** Rectifier




Fig. 15 Typical HEXSense Ratio vs.  
Junction Temperature




Fig. 16 Typical HEXSense Ratio vs.  
Drain Current




Fig. 17 Typical HEXSense Ratio vs.  
Gate Voltage

Mechanical drawings, Appendix A  
Part marking information, Appendix B  
Test Circuit diagrams, Appendix C

C-12




Fig. 18 HEXSense Ratio Test Circuit




Fig. 19 HEXSense Sensing Cell Output  
Capacitance Test Circuit