## **Power MOSFET**

## -60 V, -12 A, P-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low-voltage, high-speed switching applications in power supplies, converters, and power motor controls. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer an additional safety margin against unexpected voltage transients.

#### **Features**

- Avalanche Energy Specified
- I<sub>DSS</sub> and V<sub>DS(on)</sub> Specified at Elevated Temperature
- Designed for Low-Voltage, High-Speed Switching Applications and to Withstand High Energy in the Avalanche and Commutation Modes
- Pb-Free Packages are Available

### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	-60	Vdc
Gate-to-Source Voltage - Continuous - Non-repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	± 20 ± 25	Vdc Vpk
$ \begin{array}{c} \text{Drain Current} \\ \text{- Continuous @ T}_a = 25^{\circ}\text{C} \\ \text{- Single Pulse (t}_p \leq 10 \text{ ms)} \end{array} $	I <sub>D</sub> I <sub>DM</sub>	-12 -36	Adc Apk
Total Power Dissipation @ T <sub>a</sub> = 25°C	$P_{D}$	55	W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Single Pulse Drain-to-Source Avalanche Energy - Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 25$ Vdc, $V_{GS} = 10$ Vdc, Peak $I_L = 12$ Apk, $L = 3.0$ mH, $R_G = 25$ $\Omega$ )	E <sub>AS</sub>	216	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	2.73 71.4 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8 in. from case for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. When surface mounted to an FR4 board using 1 in pad size (Cu area = 1.127 in<sup>2</sup>).
- When surface mounted to an FR4 board using the minimum recommended pad size (Cu area = 0.412 in<sup>2</sup>).




### ON Semiconductor®

### http://onsemi.com


V <sub>(BR)DSS</sub> R <sub>DS(on)</sub> TYP		I <sub>D</sub> MAX	
-60 V	155 mΩ @ -10 V, 6 A	-12 A	



#### **MARKING DIAGRAMS**







Y = Year WW = Work Week G = Pb-Free Package

#### **ORDERING INFORMATION**


See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS		•				
Drain-to-Source Breakdown Volta ( $V_{GS} = 0 \text{ Vdc}$ , $I_D = -0.25 \text{ mA}$ ) (Positive Temperature Coefficient	V <sub>(BR)DSS</sub>	-60 -	- 67	- -	Vdc mV/°C	
Zero Gate Voltage Drain Current $(V_{GS} = 0 \text{ Vdc}, V_{DS} = -60 \text{ Vdc}, T (V_{GS} = 0 \text{ Vdc}, V_{DS} = -60 \text{ Vdc}, T)$	I <sub>DSS</sub>		- -	-10 -100	μAdc	
Gate-Body Leakage Current (V <sub>GS</sub>	s = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) (Negative Temperature Coefficie	V <sub>GS(th)</sub>	-2.0 -	-2.8 4.5	-4.0 -	Vdc mV/°C	
Static Drain-Source On-State Re (V <sub>GS</sub> = -10 Vdc, I <sub>D</sub> = -6.0 Adc)	R <sub>DS(on)</sub>	-	0.155	0.180	Ω	
$\label{eq:controller} \begin{split} & \text{Drain-to-Source On-Voltage} \\ & \text{(V}_{GS} = -10 \text{ Vdc, I}_D = -12 \text{ Adc)} \\ & \text{(V}_{GS} = -10 \text{ Vdc, I}_D = -6.0 \text{ Adc,} \end{split}$	V <sub>DS(on)</sub>		-1.86 -	-2.6 -2.0	Vdc	
Forward Transconductance (V <sub>DS</sub> :	= 10 Vdc, I <sub>D</sub> = 6.0 Adc)	gFS		8.0	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	500	750	pF
Output Capacitance	$(V_{DS} = -25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, F = 1.0 \text{ MHz})$	C <sub>oss</sub>	-	150	250	
Reverse Transfer Capacitance	,	C <sub>rss</sub>	-	50	100	
SWITCHING CHARACTERISTICS	(Notes 3 and 4)	_				
Turn-On Delay Time		t <sub>d(on)</sub>	-	10	20	ns
Rise Time	(V <sub>DD</sub> = −30 Vdc, I <sub>D</sub> = −12 A,	t <sub>r</sub>	-	45	85	
Turn-Off Delay Time	$V_{GS} = -10 \text{ V}, R_G = 9.1 \Omega$	t <sub>d(off)</sub>	-	26	40	
Fall Time		t <sub>f</sub>	-	48	90	
Gate Charge		$Q_{T}$	- 15		30	nC
	$(V_{DS} = -48 \text{ Vdc}, V_{GS} = -10 \text{ Vdc}, I_{D} = -12 \text{ A})$	$Q_{GS}$	-	4.0	-	_
	,	$Q_{GD}$	-	7.0	_	
DRAIN-SOURCE DIODE CHARA	CTERISTICS (Note 3)					
Diode Forward On-Voltage ( $I_S = 12$ Adc, $V_{GS} = 0$ V) ( $I_S = 12$ Adc, $V_{GS} = 0$ V, $T_J = 150$ °C)		V <sub>SD</sub>		-1.6 -1.3	-2.5 -	Vdc
Reverse Recovery Time (I <sub>S</sub> = 12 A, dI <sub>S</sub> /dt = 100 A/ $\mu$ s ,V <sub>GS</sub> = 0 V)		t <sub>rr</sub>	-	50		ns
		t <sub>a</sub>	-	40	_	
		t <sub>b</sub>	-	10	_	
Reverse Recovery Stored Charge	Q <sub>RR</sub>	-	0.10	-	μС	

Indicates Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.


## TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)



24  $T_J = -55^{\circ}C$  $V_{DS} \ge -10 \text{ V}$ 22 125°C 20 18 16 14 12 10 0 3 9 10 -V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Gate Voltage








Figure 5. On-Resistance Variation with **Temperature** 

Figure 6. Drain-To-Source Leakage **Current versus Voltage** 



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation






Figure 9. Resistive Switching Time **Variation versus Gate Resistance** 




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform




Figure 13. Thermal Response


### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>	
NTD2955	DPAK		
NTD2955G	DPAK (Pb-Free)	75 Units / Rail	
NTD2955-001	DPAK-3		
NTD2955-1G	DPAK-3 (Pb-Free)	75 Units / Rail	
NTD2955T4	DPAK		
NTD2955T4G	DPAK (Pb-Free)	2500 / Tape & Reel	
NTD2955PT4G	DPAK (Pb-Free)		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS


### **DPAK** CASE 369C-01 ISSUE O



	INCHES MILLIMETE		IETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180	BSC	4.58 BSC	
Н	0.034	0.040	0.87	1.01
7	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29	BSC
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
V	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

DPAK-3 CASE 369D-01 ISSUE B



#### NOTES:


- DIMENSIONING AND TOLERANCING PER
   AND VALUE AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INC	INCHES MILLIMETER		IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
z	0.155		3.93	

### STYLE 2:

- PIN 1. GATE
  - DRAIN
     SOURCE
  - B. SOURCE L. DRAIN

### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTD2955/D