Power MOSFET

-8 V, -8.1 A, µCOOL[™] Single P-Channel, 2x2 mm, WDFN package

Features

- WDFN Package with Exposed Drain Pad for Excellent Thermal Conduction
- Lowest RDS(on) in 2 x 2 mm Package
- 1.2 V RDS(on) Rating for Operation at Low Voltage Logic Level Gate Drive
- 2 x 2 mm Footprint Same as SC-88 Package
- Low Profile (<0.8 mm) for Easy Fit in Thin Environments
- This is a Halide–Free Device
- This is a Pb–Free Device

Applications

- High Side Load Switch
- Li Ion Battery Linear Mode Charging
- Optimized for Battery and Load Management Applications in Portable Equipment

MAXIMUM RATINGS (T_J = $25^{\circ}C$ unless otherwise stated)

Parameter			Symbol	Value	Unit	
Drain-to-Source	Drain-to-Source Voltage		V _{DSS}	-8	V	
Gate-to-Source \	/oltage		V _{GS}	± 6	V	
Continuous	Steady	T _A = 25°C		-6.2		
Drain Current (Note 1)	State	T _A = 85°C	I _D	-4.5	А	
	$t \le 5 s$	T _A = 25°C		-8.1		
Power	Steady	$T_A = 25^{\circ}C$		1.9		
Dissipation (Note 1)	State		PD		W	
	$t \le 5 s$			3.3		
Continuous Drain Current		$T_A = 25^{\circ}C$		-3.7	A	
(Note 2)	Steady	T _A = 85°C	I _D	-2.7		
Power Dissipation (Note 2)	State	T _A = 25°C	PD	0.7	w	
Pulsed Drain Curr	Pulsed Drain Current $t_p = 10 \ \mu s$		I _{DM}	-30	А	
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C	
Source Current (Body Diode) (Note 2)			ا _S	-5.5	А	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C	

1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).


 Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 30 mm² [2 oz] including traces).



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
	36 mΩ @ -4.5 V	-6.2 A
	45 mΩ @ −2.5 V	–5.5 A
–8.0 V	68 mΩ @ –1.8 V	-3.0 A
	90 mΩ @ –1.5 V	–1.0 A
	300 mΩ @ −1.2 V	-0.2 A






J6 = Specific Device Code

M = Date Code

= Pb–Free Package

(Note: Microdot may be in either location)



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Мах	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	65	
Junction-to-Ambient – t \leq 5 s (Note 3)	$R_{ hetaJA}$	38	°C/W
Junction-to-Ambient - Steady State min Pad (Note 4)	$R_{ hetaJA}$	180	

Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 30 mm² [2 oz] including traces).

MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS}=0 \text{ V}, \text{ I}_{D}=-250 \mu\text{A}$		-8.0			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$	$I_D = -250 \ \mu A$, Ref to $25^{\circ}C$			-7.2		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = -8V	$T_J = 25^{\circ}C$			-1.0	μΑ
		$v_{DS} = -8v$	$T_J = 85^{\circ}C$			-10	
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±6V				±0.1	μΑ

ON CHARACTERISTICS (Note 5)

Gate Threshold Voltage	V _{GS(TH)}	V_{GS} = V_{DS} , I_D = -250 μ A	-0.29		-0.72	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J			2.7		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V_{GS} = -4.5 V, I _D = -6.2 A		25	36	mΩ
		V_{GS} = -4.5 V, I_{D} = -3.0 A		25	36	
		V_{GS} = -2.5 V, I _D = -5.5 A		34	45	
		V_{GS} = -2.5 V, I _D = -3.0 A		34	45	
		V_{GS} = -1.8 V, I _D = -3.0 A		45	68	
		V_{GS} = -1.5 V, I _D = -1.0 A		55	90	
		V_{GS} = -1.2 V, I _D = -0.2 A		80	300	
Forward Transconductance	9 _{FS}	$V_{DS} = -4 V, I_D = -6.2 A$		14.3		S

CHARGES, CAPACITANCES AND GATE RESISTANCE

Input Capacitance	C _{ISS}	V_{GS} = 0 V, f = 1 MHz, V_{DS} = -4 V	1585		pF
Output Capacitance	C _{OSS}		350		
Reverse Transfer Capacitance	C _{RSS}		185		
Total Gate Charge	Q _{G(TOT)}		15.7	25	nC
Threshold Gate Charge	Q _{G(TH)}	V_{GS} = -4.5 V, V_{DS} = -4 V; I_{D} = -6.2 A	0.8		
Gate-to-Source Charge	Q _{GS}	$I_{\rm D} = -6.2$ Å	1.9		
Gate-to-Drain Charge	Q _{GD}		3.3		

SWITCHING CHARACTERISTICS, V_{GS} = 4.5 V (Note 6)

Turn-On Delay Time	t _{D(ON)}		8.0	ns
Rise Time	t _r	V _{GS} = -4.5 V, V _{DS} = -4 V,	41	
Turn-Off Delay Time	t _{d(OFF)}	$I_D = -6.2 \text{ A}, \text{ R}_G = 1 \Omega$	80	
Fall Time	t _f		70	

5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%

6. Switching characteristics are independent of operating junction temperatures

MOSFET ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS	, V _{GS} = 4.5 V (Note	6)					
Turn-On Delay Time	t _{D(ON)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -4 \text{ V},$ $I_D = -8.1 \text{ A}, \text{ R}_G = 1 \Omega$			8.0		ns
Rise Time	t _r				19		
Turn-Off Delay Time	t _{d(OFF)}				78		
Fall Time	t _f				50		
DRAIN-SOURCE DIODE CHARA	CTERISTICS						
Forward Diode Voltage	V _{SD}	$V_{CS} = 0 V_{L}$ $T_{J} = 25^{\circ}C$			-0.6	-1.0	V
		$I_{\rm S} = -1.0 {\rm A}$	$V_{GS} = 0 V,$ $I_{S} = -1.0 A$ $T_{J} = 85^{\circ}C$		-0.58		
Reverse Recovery Time	t _{RR}	V_{GS} = 0 V, d _{ISD} /d _t = 100 A/µs, I _S = -1.0 A			55	85	ns
Charge Time	t _a				18		
Discharge Time	t _b				37		
Reverse Recovery Charge	Q _{RR}	1			39		nC


 $\begin{array}{ll} \text{5. Pulse Test: pulse width} \leq 300 \ \mu\text{s}, \ \text{duty cycle} \leq 2\% \\ \text{6. Switching characteristics are independent of operating junction temperatures} \end{array}$

ORDERING INFORMATION


Device	Package	Shipping [†]
NTLJS1102PTBG	WDFN6 (Pb-Free)	3000 / Tape & Reel
NTLJS1102PTAG	WDFN6 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



-V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 13. Maximum Rated Forward Biased Safe Operating Area





Figure 14. FET Thermal Response


PACKAGE DIMENSIONS

WDFN6 2x2 CASE 506AP-01 **ISSUE B**




NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.

- 2 DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM 3.
- TERMINAL 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. 5. CENTER TERMINAL LEAD IS OPTIONAL TERMINAL
- LEAD IS CONNECTED TO TERMINAL LEAD # 4 6. PINS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative