

**General Description** 

Application

UltraFET devices combine characteristics that enable benchmark efficiency in power conversion applications.

Optimized for  $r_{DS(on)}$ , low ESR, low total and Miller gate charge,

these devices are ideal for high frequency DC to DC converters.



## Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS2672	FDMS2672	Power 56	13"	12mm	3000 units

FAIRCHILD

SEMICONDUCTOR

**FDMS2672** 

**200V, 20A, 77m**Ω

• Max  $r_{DS(on)}$  = 77m $\Omega$  at V<sub>GS</sub> = 10V, I<sub>D</sub> = 3.7A

• Max  $r_{DS(on)}$  = 88m $\Omega$  at V<sub>GS</sub> = 6V, I<sub>D</sub> = 3.5A

Features

Low Miller Charge

RoHS Compliant

**N-Channel UltraFET Trench MOSFET** 

www.fairchildsemi.com

Units

V

V

А


W

°C


February 2007

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
	acteristics			1	1	1
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_{D} = 250 \mu A, V_{GS} = 0 V$	200			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250µA, referenced to 25°C		210		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 160V			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS}$ = ±20V, $V_{DS}$ = 0V			±100	nA
On Chara	acteristics					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2	3.1	4	V
$\Delta V_{GS(th)}$	Gate to Source Threshold Voltage	$I_D = 250 \mu A$ , referenced to 25°C		-10		mV/°C
$\Delta T_{J}$	Temperature Coefficient	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.7A		64	77	
r <sub>DS(on)</sub> Dr	Drain to Source On Resistance	$V_{GS} = 6V, I_D = 3.5A$		69	88	mΩ
		$V_{GS} = 0V, I_D = 3.7A T_J = 125^{\circ}C$		129	156	1115.2
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10V, I_D = 3.7A$		14	100	S
						~
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	1/2 = 100 / 1 / 2 = 0 / 2		1740	2315	pF
C <sub>oss</sub>	Output Capacitance	──V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V, f = 1MHz		95	125	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			30	45	pF
R <sub>g</sub>	Gate Resistance	f = 1MHz		0.9		Ω
Switching	g Characteristics					
t <sub>d(on)</sub>	Turn-On Delay Time			22	34	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 100V, I <sub>D</sub> = 3.7A		11	22	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	– V <sub>GS</sub> = 10V, R <sub>GEN</sub> = 6Ω		36	57	ns
t <sub>f</sub>	Fall Time			10	20	ns
Q <sub>g(TOT)</sub>	Total Gate Charge at 10V	$V_{GS}$ = 0V to 10V $V_{DD}$ = 100V		30	42	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	I <sub>D</sub> = 3.7A		7		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			8		nC
Drain-So	urce Diode Characteristics					
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = 3.7A (Note 2)		0.8	1.2	V
t <sub>rr</sub>	Reverse Recovery Time			70	105	ns
Q <sub>rr</sub>	Reverse Recovery Charge	$= 1_{\rm F} = 3.7 {\rm A},  {\rm d} {\rm r} {\rm d} {\rm t} = 100 {\rm A} {\rm r} {\rm \mu} {\rm s}$		238	357	nC
Notes: I: R <sub>θJA</sub> is deten the user's bo	mined with the device mounted on a 1in <sup>2</sup> pad 2 oz copper pa ard design. a. 50°C/W when moun a 1 in <sup>2</sup> pad of 2 oz copp	ted on b.	125°C/W wh	by design wi	on a	etermined b
2: Pulse Test: P	Pulse Width < 300μs, Duty cycle < 2.0%.					
2672 Rev.C		2			www.t	airchildsei

**Electrical Characteristics**  $T_J$  = 25°C unless otherwise noted








FDMS2672 Rev.C

4



FDMS2672 Rev.C

\_\_0.10 C 2X F 5.0 A -0.77 Ð 8 5 X 4.52 6.0 6.61 4.32 3.91-4 0.10 C 2X PIN #1 IDENT -1 TOP VIEW 0.61 TYP 1.27 TYP -0.8 MAX RECOMMENDED LAND PATTERN // 0.10 C (0.25)0.08 C ¢ 0.05 0.00 SIDE VIEW SEATING PLANE 3.86 <u>@</u> 3.66 0.64 0.44 PIN #1 IDENT (OPTIONAL) 3.42 3.22 4.01? .10 5 1.27 0.36-0.46 🚯 ⊕ 0.10 M C A B 3.81 0 ⊕ 0.05 M C BOTTOM VIEW NOTES: ODES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229. DATED 11/2001. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994 D. TERMINALS 5,6,7 AND 8 ARE TIED TO THE EXPOSED PADDLE MLP08GrevD



www.fairchildsemi.com

### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. OCX<sup>™</sup>

OCXPro™

**OPTOLOGIC**<sup>®</sup>

PACMANTM

Power247<sup>TM</sup>

PowerEdge<sup>™</sup>

PowerSaver<sup>TM</sup>

PowerTrench® **OFET**<sup>®</sup>

Quiet Series™

RapidConnect™

µSerDes™

ScalarPump™

РОРтм

OSTM

FA
Gle
GT
Hi
I <sup>2</sup> C
i-L
Im
Int
ISC
Lit
MI
Mi
Mi
MI
MS
MS
d the v

ACT Quiet Series™ obalOptoisolator™ ГОтм SeC<sup>TM</sup> СТМ *o*™ pliedDisconnect™ telliMAX™ OPLANAR<sup>™</sup> ttleFET™ **ICROCOUPLER™** icroFET™ icroPakтм ICROWIRE™ SX™ SXPro™ world.™

SILENT SWITCHER® SMART START™ **SPM**<sup>TM</sup> **OPTOPLANAR<sup>TM</sup>** Stealth<sup>™</sup> SuperFET™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ ТСМ™ TinyBoost<sup>™</sup> TinyBuck™ QT Optoelectronics™ **TinyPWM™** TinyPower<sup>™</sup> RapidConfigure™ TinyLogic® **TINYOPTOTM** TruTranslation™  $\mathrm{UHC}^{\mathbb{R}}$ 

**UniFET™ VCXTM** Wire<sup>™</sup>

# DISCLAIMER

DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

The Power Franchise<sup>®</sup> Programmable Active Droop<sup>TM</sup>

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

<b>Datasheet Identification</b>	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. 122

FDMS2672 Rev. C