

# FDD2670

## 200V N-Channel PowerTrench<sup>®</sup> MOSFET

## **General Description**


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.


These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable  $\text{RDS}_{(\text{ON})}$  specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.

## Features

- 3.6 A, 200 V.  $R_{\text{DS(ON)}}$  = 130 m  $\Omega$  @ V\_{GS} = 10 V
- Low gate charge
- Fast switching speed
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- High power and current handling capability





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		200	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
ID	Drain Current – Continuous	(Note 1)	3.6	A
	Drain Current – Pulsed		20	
PD	Maximum Power Dissipation @ $T_c = 25^{\circ}C$	(Note 1)	70	W
	@ T <sub>A</sub> = 25°C	(Note 1a)	3.2	
	@ T <sub>A</sub> = 25°C	(Note 1b)	1.3	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	3.2	V/ns
$T_J, T_{STG}$	Operating and Storage Junction Temperatu	re Range	-55 to +150	°C
Therma	I Characteristics			
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	1.8	°C/W
R <sub>0JA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

## Package Marking and Ordering Information

		•
FDD2670 FDD2670 13" 16	mm 2500	) units


©2001 Fairchild Semiconductor Corporation

FDD2670


W <sub>DSS</sub> Sinu Ava Ava   I <sub>AR</sub> Max Cur   Off Character   BV <sub>DSS</sub> Dra <u>ΔBV<sub>DSS</sub></u> Bre   ΔTJ Coe   I <sub>DSS</sub> Zer   I <sub>GSSF</sub> Gat	in–Source Breakdown Voltage akdown Voltage Temperature efficient o Gate Voltage Drain Current	1) $V_{DD} = 100 \text{ V},  I_D = 3.6 \text{ A}$ $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ $I_D = 250 \mu\text{A}, \text{ Referenced to } 25^{\circ}\text{C}$	200		375 3.6	mJ A
W <sub>DSS</sub> Sinu Ava Ava   I <sub>AR</sub> Max Cur   Off Character BV <sub>DSS</sub> BV <sub>DSS</sub> Dra <u>ΔBV<sub>DSS</sub></u> Bre   ΔT <sub>J</sub> Coe   I <sub>DSS</sub> Zer   I <sub>GSSF</sub> Gat	gle Pulse Drain-Source Ilanche Energy kimum Drain-Source Avalanche rent eristics in–Source Breakdown Voltage akdown Voltage Temperature efficient o Gate Voltage Drain Current	$V_{DD} = 100 \text{ V},  I_D = 3.6 \text{ A}$ $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	200			
I <sub>AR</sub> Max Cur   Off Character   BV <sub>DSS</sub> Dra   ΔBVDSS Bre   ΔTJ Coe   I <sub>DSS</sub> Zer   I <sub>GSSF</sub> Gat	kimum Drain-Source Avalanche rent in–Source Breakdown Voltage akdown Voltage Temperature efficient o Gate Voltage Drain Current		200		3.6	A
Off Character   BV <sub>DSS</sub> Dra   ΔBV <sub>DSS</sub> Bre   ΔT <sub>J</sub> Coe   I <sub>DSS</sub> Zer   I <sub>GSSF</sub> Gat	eristics in–Source Breakdown Voltage akdown Voltage Temperature efficient o Gate Voltage Drain Current		200	1		
BV <sub>DSS</sub> Dra   ΔBV <sub>DSS</sub> Bre   ΔT <sub>J</sub> Coe   I <sub>DSS</sub> Zer   I <sub>GSSF</sub> Gat	in–Source Breakdown Voltage akdown Voltage Temperature efficient o Gate Voltage Drain Current		200		•	L
ΔBVDSS Bre   ΔTJ Coe   IDSS Zer   IGSSF Gat   IGSSR Gat	akdown Voltage Temperature efficient o Gate Voltage Drain Current					V
I <sub>DSS</sub> Zer I <sub>GSSF</sub> Gat I <sub>GSSR</sub> Gat	-			214		mV/°C
I <sub>GSSR</sub> Gat	- Dady Laskana Famuland	$V_{DS} = 160 \text{ V},  V_{GS} = 0 \text{ V}$			1	μA
	e–Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	NA
On Characte	e-Body Leakage, Reverse	$V_{GS} = -20 \text{ V},  V_{DS} = 0 \text{ V}$			-100	NA
	eristics (Note 2)	·				
V <sub>GS(th)</sub> Gat	e Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2	4	4.5	V
	e Threshold Voltage nperature Coefficient	$I_D = 250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-10		mV/°C
= = (=)	tic Drain–Source -Resistance			100 205	130 275	mΩ
I <sub>D(on)</sub> On-	-State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	20			A
g <sub>FS</sub> For	ward Transconductance	$V_{DS} = 5 V$ , $I_{D} = 3.6 A$		15		S
Dynamic Ch	aracteristics					
C <sub>iss</sub> Inp	ut Capacitance	$V_{DS} = 100 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1228		PF
C <sub>oss</sub> Out	put Capacitance	f = 1.0 MHz		112		PF
C <sub>rss</sub> Rev	verse Transfer Capacitance			17		pF
Switching C	haracteristics (Note 2)					
	n–On Delay Time	$V_{DD} = 100 V, I_D = 1 A,$		13	23	ns
t <sub>r</sub> Tur	n–On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		8	16	ns
t <sub>d(off)</sub> Tur	n–Off Delay Time	7		30	48	ns
t <sub>f</sub> Tur	n–Off Fall Time	7		25	40	ns
Q <sub>g</sub> Tota	al Gate Charge	$V_{DS} = 100 \text{ V}, \qquad I_{D} = 3.6 \text{ A},$		27	43	nC
Q <sub>gs</sub> Gat	e-Source Charge	V <sub>GS</sub> = 10 V		7		nC
Q <sub>gd</sub> Gat	e–Drain Charge	-		10		nC
Drain-Sour	ce Diode Characteristics	and Maximum Ratings				
	kimum Continuous Drain–Source	•			2.1	A
Ven	in–Source Diode Forward tage	$V_{GS} = 0 V$ , $I_S = 2.1 A$ (Note 2)		0.7	1.2	V
V <sub>SD</sub> Volt lotes: . R <sub>eJA</sub> is the sum of the	tage	nal resistance where the case thermal reference i	s defined a			

**2.** Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%

3.  $I_{SD} \leq$  3A, di/dt  $\leq$  100A/µs,  $V_{DD} \leq BV_{DSS},$  Starting  $T_J$  = 25°C



FDD2670 Rev C1(W)



FDD2670

FDD2670 Rev C1(W)

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> Bottomless<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup> DenseTrench<sup>TM</sup> DOME<sup>TM</sup> EcoSPARK<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> EnSigna<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST $^{\textcircled{(0)}}$ OPTOLFASTr<sup>TM</sup>OPTOFFRFET<sup>TM</sup>PACMAGlobalOptoisolator<sup>TM</sup>POPTMGTO<sup>TM</sup>Power2HiSeC<sup>TM</sup>Power7ISOPLANAR<sup>TM</sup>QFETTMLittleFET<sup>TM</sup>QS<sup>TM</sup>MicroFET<sup>TM</sup>QT OptMicroPak<sup>TM</sup>Quiet SMICROWIRE<sup>TM</sup>SILENT

OPTOLOGIC<sup>™</sup> OPTOPLANAR<sup>™</sup> PACMAN<sup>™</sup> POP<sup>™</sup> Power247<sup>™</sup> PowerTrench<sup>®</sup> QFET<sup>™</sup> QS<sup>™</sup> QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER<sup>®</sup> SMART START<sup>™</sup> VCX<sup>™</sup> STAR\*POWER<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET<sup>™</sup> TinyLogic<sup>™</sup> TruTranslation<sup>™</sup> UHC<sup>™</sup> UltraFET<sup>®</sup>

STAR\*POWER is used under license

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production