

# STD25NF10L

# N-channel 100V - 0.030Ω - 25A - DPAK Low gate charge STripFET™ II Power MOSFET

### **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STD25NF10L	100V	< 0.035Ω	25A


- Exceptional dv/dt capability
- 100% avalanche tested
- Low threshold device
- Logic level device

### Description


This Power MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced highefficiency isolated DC-DC converters for Telecom and Computer application. It is also intended for any application with low gate charge drive requirements.

### Applications

Switching application



### Internal schematic diagram



### **Order codes**

Part number	Marking	Package	Packaging
STD25NF10LT4	D25NF10L	DPAK	Tape & reel

# Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuit	8
4	Package mechanical data	9
5	Packing mechanical data 1	1
6	Revision history	2



### 1

# Electrical ratings

Table 1. Absolute maximum ra	ratings
------------------------------	---------

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage ( $V_{GS} = 0$ )	100	V
V <sub>DGR</sub>	Drain-gate voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	100	V
V <sub>GS</sub>	V <sub>GS</sub> Gate- source voltage		V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at $T_C = 25^{\circ}C$	25	A
Ι <sub>D</sub>	Drain current (continuous) at $T_C = 100^{\circ}C$	21	А
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	100	A
P <sub>tot</sub>	Total dissipation at $T_C = 25^{\circ}C$	100	W
	Derating Factor	0.67	W/°C
dv/dt <sup>(3)</sup>	Peak diode recovery avalanche energy	20	V/ns
E <sub>AS</sub> <sup>(4)</sup>	Single pulse avalanche energy	450	mJ
T <sub>stg</sub>	Storage temperature	-55 to 175	°C
Т <sub>ј</sub>	Max. operating junction temperature	-55 10 175	

1. Current limited by package

2. Pulse width limited by safe operating area.

3.  $I_{SD}$   $\leq$  5A, di/dt  $\leq$  300A/µs,  $V_{DD}$  =V(<sub>BR)DSS</sub>,  $T_j \leq T_{JMAX}$ 

4. Starting  $T_j$  = 25 °C,  $I_D$  = 12.5A  $V_{DD}$  = 50V

Rthj-case	Thermal resistance junction-case max	1.5	°C/W
Rthj-pcb	Thermal resistance junction-pcb max <sup>(1)</sup>	100	°C/W
TJ	Maximum lead temperature for soldering purpose	275	°C

1. When Mounted on 1 inch2 FR-4 board, 2 oz of Cu.



# 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 250μA, V <sub>GS</sub> =0	100			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS} = Max rating$ $V_{DS} = Max rating,$ $T_{C} = 125^{\circ}C$			1 10	μA μA
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 16V$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1		2.5	V
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS} = 10V, I_D = 12.5A$ $V_{GS} = 4.5V, I_D = 12.5A$		0.030 0.035	0.035 0.040	Ω Ω

Table 3. On/off states

#### Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> = 15V, I <sub>D</sub> = 12.5A		24		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25V, f = 1MHz, V <sub>GS</sub> = 0		1710 250 110		pF pF pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 50V, I_D = 12.5A$ $R_G = 4.7\Omega V_{GS} = 5V$ (see <i>Figure 13</i> )		20 40 58 20		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$\label{eq:VD} \begin{split} V_{\text{DD}} &= 80 \text{V}, \ \text{I}_{\text{D}} = 25 \text{A}, \\ V_{\text{GS}} &= 5 \text{V}, \ \text{R}_{\text{G}} = 4.7 \Omega \\ (\text{see Figure 14}) \end{split}$		38 8.5 21	52	nC nC nC

1. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current Source-drain current (pulsed)				25 100	A A
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 25A, V_{GS} = 0$			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> = 25A, di/dt = 100A/μs, V <sub>DD</sub> = 50V, Τ <sub>j</sub> = 150°C (see <i>Figure 15</i> )		88 317 7.2		ns nC A

Table 5.Source drain diode

1. Pulse width limited by safe operating area.

2. Pulsed: Pulse duration = 300  $\mu s,$  duty cycle 1.5 %



### 2.1 Electrical characteristics (curves)

#### Figure 1. Safe operating area






Figure 3. Output characterisics









6/13





Figure 4. Transfer characteristics


Figure 2. Thermal impedance




GC97080

20 lo(A)

57



#### Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations







Figure 11. Source-drain diode forward characteristics







Figure 12. Normalized breakdown voltage vs temperature



57

#### 3 **Test circuit**






Figure 15. Test circuit for inductive load switching and diode recovery times





VDD 127 ‡7K Ω 1ΚΩ ±100nF I<sub>G</sub>=CONST V1=20V=VGMAX **100 Ω** D.U.T.

Figure 14. Gate charge test circuit




Figure 16. Unclamped Inductive load test circuit





Figure 18. Switching time waveform



### 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com





DIM		mm.			inch	
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
b4	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
D1		5.1			0.200	
Е	6.4	1	6.6	0.252		0.260
E1	1	4.7			0.185	
е		2.28			0.090	
e1	4.4	1	4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L	1			0.039		
(L1)		2.8			0.110	
L2		0.8			0.031	
L4	0.6		1	0.023		0.039
R		0.2			0.008	
V2	0°		8°	0°		8°
	ſ		c2			
	    				<u> </u>	



### 5 Packing mechanical data

#### **DPAK FOOTPRINT**





#### TAPE AND REEL SHIPMENT

57

# 6 Revision history

#### Table 6. Revision history

Date	Revision	Changes
21-Jun-2004	1	Preliminary version
03-Jun-2006	2	New template, no content change



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



13/13