


5V, 64 Kbit (8Kb x 8) ZEROPOWER® SRAM

FEATURES SUMMARY

- INTEGRATED, ULTRA LOW POWER SRAM AND POWER-FAIL CONTROL CIRCUIT
- UNLIMITED WRITE CYCLES
- READ CYCLE TIME EQUALS WRITE CYCLE TIME
- AUTOMATIC POWER-FAIL CHIP DESELECT AND WRITE PROTECTION
- WRITE PROTECT VOLTAGES (V_{PFD} = Power-fail Deselect Voltage):
 - M48Z08: V_{CC} = 4.75 to 5.5V
 4.5V ≤ V_{PFD} ≤ 4.75V
 - M48Z18: $V_{CC} = 4.5 \text{ to } 5.5V$ $4.2V \le V_{PFD} \le 4.5V$
- SELF-CONTAINED BATTERY IN THE CAPHAT™ DIP PACKAGE
- PIN AND FUNCTION COMPATIBLE WITH JEDEC STANDARD 8K x 8 SRAMs
- RoHS COMPLIANCE
 Lead-free components are compliant with the RoHS Directive.



SUMMARY DESCRIPTION

The M48Z08/18 ZEROPOWER® RAM is a 8K x 8 non-volatile static RAM which is pin and functional compatible with the DS1225.

The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory solution.

The M48Z08/18 is a non-volatile pin and function equivalent to any JEDEC standard 8K x 8 SRAM.

Figure 2. Logic Diagram




Figure 3. DIP Connections

			•
NC [1	\cup	28] ∨cc
A12 🛚 2		27	j W
A7 [3		26] NC
A6 🛚 4		25] A8
A5 [5		24] A9
A4 [6		23	A11
A3 [7	M48Z08	22] G
A2 [8	M48Z18	21] A10
A1 [9		20	JĒ
A0 [10		19	DQ7
DQ0 [11		18	DQ6
DQ1 [12		17] DQ5
DQ2 [13		16] DQ4
V _{SS} [14		15	DQ3
	А	101183	•

It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The 28-pin, 600mil DIP CAPHAT™ houses the M48Z08/18 silicon with a long life lithium button cell in a single package.

Table 1. Signal Names

A0-A12	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
W	WRITE Enable
Vcc	Supply Voltage
V _{SS}	Ground
NC	Not Connected Internally

READ Mode

The M48Z08/18 is in the READ Mode whenever \overline{W} (WRITE Enable) is high and \overline{E} (Chip Enable) is low. The device architecture allows ripple-through access of data from eight of 65,536 locations in the static storage array. Thus, the unique address specified by the 13 address inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within address access time (t_{AVQV}) after the last address input signal is stable, providing that the \overline{E} and \overline{G} access times are also satisfied. If the \overline{E} and \overline{G} access times are not met, valid data will be

available after the latter of the Chip Enable Access time (t_{ELQV}) or Output Enable Access time (t_{GLQV}).

The state of the eight three-state Data I/O signals is controlled by \overline{E} and $\overline{G}.$ If the outputs are activated before $t_{AVQV},$ the data lines will be driven to an indeterminate state until $t_{AVQV}.$ If the address inputs are changed while \overline{E} and \overline{G} remain active, output data will remain valid for Output Data Hold time (t_{AXQX}) but will go indeterminate until the next address access.

tAVAV VALID A0-A12 tAVQV tAXQX tELQV tEHQZ Ē tELQX tGLQV tGHQZ G tGLQX VALID DQ0-DQ7 AI01385

Figure 5. READ Mode AC Waveforms

Note: WRITE Enable (\overline{W}) = High.

Table 3. READ Mode AC Characteristics

Symbol	D (1)	M48Z08	M48Z08/M48Z18		
	Parameter ⁽¹⁾	Min	Max	Unit	
t _{AVAV}	READ Cycle Time	100		ns	
t _{AVQV}	Address Valid to Output Valid		100	ns	
t _{ELQV}	Chip Enable Low to Output Valid	put Valid 100		ns	
t _{GLQV}	Output Enable Low to Output Valid		50	ns	
t _{ELQX} (2)	Chip Enable Low to Output Transition	10		ns	
t _{GLQX} ⁽²⁾	Output Enable Low to Output Transition	5		ns	
t _{EHQZ} (2)	Chip Enable High to Output Hi-Z		50	ns	
t _{GHQZ} ⁽²⁾	Output Enable High to Output Hi-Z		40	ns	
t _{AXQX}	Address Transition to Output Transition	5		ns	

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to 70° C; $V_{CC} = 4.75$ to 5.5V or 4.5 to 5.5V (except where noted).

2. $C_L = 30pF$.



Table 4. WRITE Mode AC Characteristics

0	Paramatar(1)	M48Z08	/M48Z18	1124
Symbol	Parameter ⁽¹⁾	Min	Max	Unit
t _{AVAV}	WRITE Cycle Time	100		ns
t _{AVWL}	Address Valid to WRITE Enable Low	0		ns
t _{AVEL}	Address Valid to Chip Enable 1 Low	0		ns
t _{WLWH}	WRITE Enable Pulse Width	80		ns
teleh	Chip Enable Low to Chip Enable 1 High	80		ns
t _{WHAX}	WRITE Enable High to Address Transition	10		ns
t _{EHAX}	Chip Enable High to Address Transition	10		ns
t _{DVWH}	Input Valid to WRITE Enable High	50		ns
t _{DVEH}	Input Valid to Chip Enable 1 High	30		ns
t _{WHDX}	WRITE Enable High to Input Transition	5		ns
t _{EHDX}	Chip Enable High to Input Transition	5		ns
t _{WLQZ} (2,3)	WRITE Enable Low to Output Hi-Z		50	ns
t _{AVWH}	Address Valid to WRITE Enable High	80		ns
t _{AVEH}	Address Valid to Chip Enable High	80		ns
t _{WHQX} ^(2,3)	WRITE Enable High to Output Transition	10		ns

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).

2. C_L = 30pF.

3. If E goes low simultaneously with W going low, the outputs remain in the high impedance state.

MAXIMUM RATING

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 5. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature	0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Off)	-40 to 85	°C
T _{SLD} ⁽¹⁾	Lead Solder Temperature for 10 seconds	260	°C
V _{IO}	Input or Output Voltages	-0.3 to 7	V
Vcc	Supply Voltage	-0.3 to 7	V
Io	Output Current	20	mA
P _D	Power Dissipation	1	W

Note: 1. For DIP package: Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

A7/

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-

ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 6. Operating and AC Measurement Conditions

Parameter	M48Z08	M48Z18	Unit
Supply Voltage (V _{CC})	4.75 to 5.5	4.5 to 5.5	V
Ambient Operating Temperature (T _A)	0 to 70	0 to 70	°C
Load Capacitance (C _L)	100	100	pF
Input Rise and Fall Times	≤ 5	≤ 5	ns
Input Pulse Voltages	0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 9. AC Testing Load Circuit




Table 7. Capacitance

Symbol	Parameter ^(1,2)	Min	Max	Unit
C _{IN}	Input Capacitance		10	pF
C _{IO} ⁽³⁾	Input / Output Capacitance		10	pF

Note: 1. Effective capacitance measured with power supply at 5V; sampled only, not 100% tested.


- 2. At 25°C, f = 1MHz.
- 3. Outputs deselected.

Table 8. DC Characteristics

Symbol	Parameter	Test Condition ⁽¹⁾	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I _{LO} ⁽²⁾	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±1	μΑ
Icc	Supply Current	Outputs open		80	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		3	mA
I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		3	mA
V _{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2.2	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
VoH	Output High Voltage	I _{OH} = -1mA	2.4		V

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.75 to 5.5V or 4.5 to 5.5V (except where noted). 2. Outputs deselected.

Figure 10. Power Down/Up Mode AC Waveforms



Note: Inputs may or may not be recognized at this time. Caution should be taken to keep \overline{E} high as V_{CC} rises past V_{PFD} (min). Some systems may perform inadvertent WRITE cycles after V_{CC} rises above V_{PFD} (min) but before normal system operations begin. Even though a power on reset is being applied to the processor, a reset condition may not occur until after the system is running.

Table 9. Power Down/Up AC Characteristics

Symbol	Parameter ⁽¹⁾	Min	Max	Unit
t _{PD}	Ē or ₩ at V _{IH} before Power Down	0		μs
t _F ⁽²⁾	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time	300		μs
t _{FB} ⁽³⁾	V _{PFD} (min) to V _{SS} V _{CC} Fall Time	10		μs
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time	0		μs
t _{RB}	Vss to V _{PFD} (min) V _{CC} Rise Time	1		μs
t _{rec}	Ē or ₩ at V _{IH} before Power Up	2		ms

Table 10. Power Down/Up Trip Points DC Characteristics

Symbol	Parameter ^(1,2)	Min	Тур	Max	Unit	
Voca	V _{PFD} Power-fail Deselect Voltage M48Z08 M48Z18		4.5	4.6	4.75	V
VPFD			4.2	4.3	4.5	V
V _{SO}	Battery Back-up Switchover Voltage			3.0		V
t _{DR} ⁽³⁾	Expected Data Retention Time		11			YEARS

3. At 25°C, V_{CC} = 0V.

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).


2. V_{PFD} (max) to V_{PFD} (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after V_{CC} passes V_{PFD} (min).

^{3.} V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

Note: 1. All voltages referenced to V_{SS}.
2. Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).

PACKAGE MECHANICAL INFORMATION

Figure 11. PCDIP28 – 28-pin Plastic DIP, battery CAPHAT, Package Outline




Note: Drawing is not to scale.

Table 11. PCDIP28 – 28-pin Plastic DIP, battery CAPHAT, Package Mechanical Data

Cumb		mm			inches	
Symb	Тур	Min	Max	Тур	Min	Max
А		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
E		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3		29.72	36.32		1.170	1.430
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N		28			28	

PART NUMBERING

Table 12. Ordering Information Scheme



blank = ECOPACK Package, Tubes

TR = ECOPACK Package, Tape & Reel

Note: 1. The M48Z08/18 part is offered with the PCDIP28 (e.g., CAPHAT™) package only.

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.