3.3V ECL Dual Differential 2:1 Multiplexer

Description

The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals.

The device features both individual and common select inputs to address both data path and random logic applications.

The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to V_{EE} , The \overline{D} input will bias around $V_{CC}/2$ forcing the Q output LOW.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

Features

- 580 ps Typical Propagation Delays
- Separate and Common Select
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V_{CC} = 3.0 V to 3.8 V with V_{EE} = 0 V
- NECL Mode Operating Range: V_{CC} = 0 V with V_{EE} = -3.0 V to -3.8 V
- Internal Input Pulldown Resistors on D(s), SEL(s), and COM_SEL
- Q Output will Default LOW with Inputs Open or at V_{EE}
- Pb-Free Packages are Available*




ON Semiconductor®

http://onsemi.com



SO-20 WB DW SUFFIX CASE 751D

MARKING DIAGRAM*



G = Pb-Free Package


*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Downloaded from Elcodis.com electronic components distributor



Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.




Table 1. PIN DESCRIPTION

PIN	FUNCTION				
D0a* – D1a*	ECL Input Data a				
<u>D0a</u> * - <u>D1a</u> *	ECL Input Data a Invert				
D0b* – D1b*	ECL Input Data b				
D0b* - D1b*	ECL Input Data b Invert				
SEL0* - SEL1*	ECL Indiv. Select Input				
COM_SEL*	ECL Common Select Input				
V _{BB0} , V _{BB1}	Output Reference Voltage				
Q0 – Q1	ECL True Outputs				
<u>Q0</u> – <u>Q1</u>	ECL Inverted Outputs				
V _{CC}	Positive Supply				
V _{EE}	Negative Supply				

* Pins will default LOW when left open.

Table 2. TRUTH TABLE

SEL0	SEL1	COM_SEL	Q0, Q0	Q1, Q1
Х	Х	Н	а	а
L	L	L	b	b
L	Н	L	b	а
н	Н	L	а	а
н	L	L	а	b

Characteristics	Value			
Internal Input Pulldown Resistor	75 ΚΩ			
Internal Input Pullup Resistor	N/A			
	man Body Model> 2 kVMachine Model> 200 Ved Device Model> 4 kV			
Moisture Sensitivity, (Note 1) Pb (Indefinite Time	Out of Drypack) Level 1 Pb-Free Level 3			
Flammability Rating Oxygen Index	UL 94 V-0 @ 0.125 in 28 to 34			
Transistor Count	147			
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test				

Table 3. ATTRIBUTES

1. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		8 to 0	V
V_{EE}	NECL Mode Power Supply	V _{CC} = 0 V		–8 to 0	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{c} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 to 0 –6 to 0	V V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			–65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SO-20 WB SO-20 WB	90 60	°C/W °C/W
θJC	Thermal Resistance (Junction-to-Case)	Standard Board	SO-20 WB	30 to 35	°C/W
T _{sol}	Wave Solder Pb Pb-Free	<2 to 3 sec @ 248°C <2 to 3 sec @ 260°C		265 265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

			−40°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		20	24		20	24		20	24	mA
V _{OH}	Output HIGH Voltage (Note 3)	2215	2295	2420	2275	2345	2420	2275	2345	2420	mV
V _{OL}	Output LOW Voltage (Note 3)		1605	1745	1490	1595	1680	1490	1595	1680	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V _{IL}	Input LOW Voltage (Single-Ended)	1490		1825	1490		1825	1490		1825	mV
V_{BB}	Output Voltage Reference			2.04	1.92		2.04	1.92		2.04	V
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 4) $V_{pp} < 500 \text{ mV} \\ V_{pp} \ge 500 \text{ mV}$	1.3 1.5		2.9 2.9	1.2 1.4		2.9 2.9	1.2 1.4		2.9 2.9	V V
I _{IH}	Input HIGH Current			150			150			150	μA
IIL	Input LOW Current Dn Dn	0.5 -600			0.5 -600			0.5 -600			μΑ μΑ

Table 5. LVPECL DC CHARACTERISTICS V_{CC} = 3.3 V; V_{EE} = 0.0 V (Note 2)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

 Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary ±0.3 V.
Outputs are terminated through a 50 Ω resistor to V_{CC} – 2.0 V.
V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}(min) and 1 V.

			−40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		20	24		20	24		20	24	mA
V _{OH}	Output HIGH Voltage (Note 6)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV
V _{OL}	Output LOW Voltage (Note 6)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV
VIH	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
VIL	Input LOW Voltage (Single-Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
V_{BB}	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 7) $V_{pp} < 500 \text{ mV}$ $V_{pp} \geqq 500 \text{ mV}$	-2.0 -1.8		-0.4 -0.4	-2.1 -1.9		-0.4 -0.4	-2.1 -1.9		-0.4 -0.4	V V
I _{IH}	Input HIGH Current			150			150			150	μA
Ι _{ΙL}	Input LOW Current Dn Dn	0.5 600			0.5 600			0.5 -600			μA μA

Table 6. LVNECL DC CHARACTERISTICS V_{CC} = 0.0 V; V_{EE} = -3.3 V (Note 5)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary \pm 0.3 V. 6. Outputs are terminated through a 50 Ω resistor to V_{CC} – 2.0 V.

7. VIHCMR min varies 1:1 with VEE, max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between Vppmin and 1 V.

				–40°C			25°C			85°C		
Symbol	Characteristic	М	lin	Тур	Max	Min	Тур	Max	Min	Тур	Мах	Unit
f _{max}	Maximum Toggle Frequency (See Figure 2, F _{max} /JITTER)						1					GHz
t _{PLH} t _{PHL}	Propagation Delay to Output SI COMSI	EL 43	00 30 30		600 730 730	420 440 440	440	620 740 740	440 450 450		640 750 750	ps
t _{SKEW}	Within-Device Skew (Note 9)			40	80		40	80		40	80	ps
t _{SKEW}	Duty Cycle Skew (Note 10)				100			100			100	ps
t _{JITTER}	Random Clock Jitter (RMS)						1.5					ps
V _{PP}	Input Swing (Note 11)	15	50		1000	150		1000	150		1000	mV
t _r t _f	Output Rise/Fall Times Q (20% – 80%)	20	00		540	200		540	200		540	ps

Table 7. AC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}$; $V_{EE} = 0.0 \text{ V}$ or $V_{CC} = 0.0 \text{ V}$; $V_{EE} = -3.3 \text{ V}$ (Note 8)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

8. V_{EE} can vary ±0.3 V.

9. Within-device skew is defined as identical transitions on similar paths through a device.

10. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.

11. V_{PP}(min) is minimum input swing for which AC parameters are guaranteed.




Figure 2. F_{max}/Jitter




Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

ORDERING INFORMATION

Device	Package	Shipping [†]
MC100LVEL56DW	SO-20 WB	38 Units / Rail
MC100LVEL56DWG	SO-20 WB (Pb-Free)	38 Units / Rail
MC100LVEL56DWR2	SO-20 WB	1000 / Tape & Reel
MC100LVEL56DWR2G	SO-20 WB (Pb-Free)	1000 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	_	Marking and Date Codes
AND8020/D	_	Termination of ECL Logic Devices
AND8066/D	_	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

SO-20 WB DW SUFFIX CASE 751D-05 ISSUE G



NOTES

- 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. 3
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR 4 5 PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS						
DIM	MIN	MAX					
Α	2.35	2.65					
A1	0.10	0.25					
В	0.35	0.49					
С	0.23	0.32					
D	12.65	12.95					
Е	7.40	7.60					
e	1.27	BSC					
Н	10.05	10.55					
h	0.25	0.75					
L	0.50	0.90					
θ	0 °	7 °					

ECLinPS are registered trademarks of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative