

## STD5N52K3, STF5N52K3 STP5N52K3, STU5N52K3

N-channel 525 V, 1.2 Ω 4.4 A, DPAK, IPAK, TO-220, TO-220FP SuperMESH3™ Power MOSFET

Preliminary data

#### **Features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>	P <sub>w</sub>
STD5N52K3				70 W
STF5N52K3	525 V	< 1.5 Ω	4.4 A	25 W
STP5N52K3	323 V	< 1.5 52	4.4 🔨	70 W
STU5N52K3				70 VV

- 100% avalanche tested
- Extremely large avalanche performance
- Gate charge minimized
- Very low intrinsic capacitances
- Zener-protected



■ Switching applications

### **Description**

The new SuperMESH3™ series of power MOSFETS is the result of the fine-tuning of ST's well-established strip-based PowerMESH™ layout with a new optimized vertical structure. The innovative design offer significantly reduced onresistance, exceptional dynamic performance and very large avalanche capability, making the device suitable for the most demanding application.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STD5N52K3		DPAK	Tape and reel
STF5N52K3	5N52K3	TO-220FP	Tube
STP5N52K3		TO-220	Tube
STU5N52K3		IPAK	Tube

January 2010 Doc ID 16952 Rev 1 1/13

## **Contents**

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuits	6
4	Package mechanical data	7
5	Revision history	12

5/

## 1 Electrical ratings

Table 2. Absolute maximum ratings

		Va		
Symbol	Parameter	TO-220 DPAK / IPAK	TO-220FP	Unit
V <sub>DS</sub>	Drain- source voltage	5	25	V
V <sub>GS</sub>	Gate- source voltage	±	30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	4.4	4.4 <sup>(1)</sup>	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	3 3 <sup>(1)</sup>		Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	17.6 17.6 <sup>(1)</sup>		Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	70	25	W
I <sub>AR</sub>	Avalanche current, repetitive or not- repetitive (pulse width limited by T <sub>J</sub> max)	4.4		А
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	TBD		mJ
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	12		V/ns
dv/dt <sup>(3)</sup>	Diode reverse recovery current slope	200		A/µs
V <sub>ISO</sub>	Insulation withstand voltage (AC)	2500		
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150		

<sup>1.</sup> Limited only by maximum temperature allowed

Table 3. Thermal data

Symbol	Parameter	TO-220	TO-220FP	IPAK	DPAK	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	1.79	5	1.	.79	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.50		100		°C/W
R <sub>thj-pcb</sub>	Thermal resistance junction-pcb max				50	°C/W
T <sub>J</sub>	Maximum lead temperature for soldering purpose	300		°C/W		

<sup>2.</sup> Pulse width limited by safe operating area

<sup>3.</sup>  $I_{SD} \leq 4.4 \text{ A, di/dt} \leq 100 \text{ A/}\mu\text{s, peak V}_{DS} \leq V_{(BR)DSS}$ 

### 2 Electrical characteristics

(Tcase =25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	525			V
I <sub>DSS</sub>		$V_{DS}$ = Max rating $V_{DS}$ = Max rating, $T_{C}$ =125 °C			1 50	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$			±10	μА
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 50 \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 2.2 \text{ A}$		1.2	1.5	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9fs <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 2.2 A	-	TBD	-	S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 100 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0$	-	450 40 10	-	pF pF pF
C <sub>o(tr)</sub> <sup>(2)</sup>	Equivalent capacitance time related	$V_{DS} = 0$ to 520 V, $V_{GS} = 0$	-	TBD	-	pF
C <sub>o(er)</sub> <sup>(3)</sup>	Equivalent capacitance energy related	$V_{DS} = 0$ to 520 V, $V_{GS} = 0$	-	TBD	-	pF
$R_g$	Gate input resistance	f=1 MHz open drain	-	TBD	-	Ω
$Q_g$	Total gate charge	$V_{DD} = 400 \text{ V}, I_{D} = 4.4 \text{ A},$		14		nC
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 10 V	-	TBD	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 3)		TBD		nC

<sup>1.</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%

<sup>2.</sup>  $C_{\text{pss eq.}}$  time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

<sup>3.</sup>  $C_{oss\ eq.}$  energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
$\begin{array}{c} t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \end{array}$	Turn-on delay time Rise time Turn-off-delay time Fall time	$V_{DD} = 260 \text{ V}, I_{D} = 4.4 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 2)	1	TBD TBD TBD TBD	-	ns ns ns ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current Source-drain current (pulsed)		-		4.4 17.6	A A
V <sub>SD</sub> (2)	Forward on voltage	I <sub>SD</sub> = 4.4 A, V <sub>GS</sub> = 0	ı		1.5	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 4.4 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		TBD		ns
$Q_{rr}$	Reverse recovery charge	V <sub>DD</sub> = 60 V	-	TBD		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 4)		TBD		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 4.4 A, di/dt = 100 A/μs		TBD		ns
$Q_{rr}$	Reverse recovery charge	V <sub>DD</sub> = 60 V T <sub>J</sub> = 150 °C	-	TBD		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 4)		TBD		Α

<sup>1.</sup> Pulse width limited by safe operating area

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-source breakdown voltage	Igs=± 1 mA (open drain)	30	1	-	V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

<sup>2.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

### 3 Test circuits

Figure 2. Switching times test circuit for resistive load

Figure 3. Gate charge test circuit




Figure 4. Test circuit for inductive load switching and diode recovery times

Figure 5. Unclamped inductive load test circuit





Figure 6. Unclamped inductive waveform

Figure 7. Switching time waveform




6/13 Doc ID 16952 Rev 1

## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

5/


DIM.		mm.	
DIIVI.	min.	typ	max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1		5.10	
E	6.40		6.60
E1		4.70	
е		2.28	
e1	4.40		4.60
Н	9.35		10.10
L	1		
L1		2.80	
L2		0.80	
L4	0.60		1
R		0.20	
V2	0 °		8 °





#### TO-220FP mechanical data


Dim.	mm				
	Min.	Тур.	Max.		
А	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.5		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		



Doc ID 16952 Rev 1 9/13

#### TO-220 mechanical data


Dim	mm			inch		
	Min	Тур	Max	Min	Тур	Max
А	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.14		1.70	0.044		0.066
С	0.48		0.70	0.019		0.027
D	15.25		15.75	0.6		0.62
D1		1.27			0.050	
E	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.051
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	İ
L30		28.90			1.137	İ
ØP	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116



10/13 Doc ID 16952 Rev 1

### TO-251 (IPAK) mechanical data

DIM.	mm.			
DIIVI.	min.	typ	max.	
Α	2.20		2.40	
A1	0.90		1.10	
b	0.64		0.90	
b2			0.95	
b4	5.20		5.40	
С	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
E	6.40		6.60	
е		2.28		
e1	4.40		4.60	
Н		16.10		
L	9.00		9.40	
(L1)	0.80		1.20	
L2		0.80		
V1		10 °		



# 5 Revision history

Table 9. Document revision history

Date	Revision	Changes
05-Jan-2010	1	First release.

12/13 Doc ID 16952 Rev 1

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION). OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

57

Doc ID 16952 Rev 1

13/13