MJ14001 (PNP), MJ14002* (NPN), MJ14003* (PNP)

*Preferred Devices

High-Current Complementary Silicon Power Transistors

Designed for use in high-power amplifier and switching circuit applications.


Features

- High Current Capability I_C Continuous = 60 Amperes
- DC Current Gain $h_{FE} = 15-100$ @ $I_C = 50$ Adc
- Low Collector–Emitter Saturation Voltage –V_{CE(sat)} = 2.5 Vdc (Max)
 @ I_C = 50 Adc
- Pb-Free Packages are Available*

MAXIMUM RATINGS (T_{.I} = 25°C unless otherwise noted)

Rating		Symbol	Value	Unit
Collector–Emitter Voltage	MJ14001 MJ14002/03	V _{CEO}	60 80	Vdc
Collector-Base Voltage	MJ14001 MJ14002/03	V _{CBO}	60 80	Vdc
Emitter-Base Voltage		V _{EBO}	5.0	Vdc
Collector Current – Continuous		Ic	60	Adc
Base Current – Continuous		Ι _Β	15	Adc
Emitter Current – Continuous		ΙE	75	Adc
Total Power Dissipation @ T _C = 25°C Derate Above 25°C		P _D	300 1.71	W W/°C
Operating and Storage Junction Temperature Range		T _J , T _{stg}	-65 to +200	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.





ON Semiconductor®

60 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS 60-80 VOLTS, 300 WATTS

MARKING DIAGRAM





TO-204 (TO-3) CASE 197A STYLE 1

MJ1400x = Device Code

xx = 1, 2, or 3G = Pb-Free Package

A = Location Code

YY = Year WW = Work Week

MEX = Country of Orgin

ORDERING INFORMATION

Device	Package	Shipping
MJ14001	TO-3	100 Units/Tray
MJ14001G	TO-3 (Pb-Free)	100 Units/Tray
MJ14002	TO-3	100 Units/Tray
MJ14002G	TO-3 (Pb-Free)	100 Units/Tray
MJ14003	TO-3	100 Units/Tray
MJ14003G	TO-3 (Pb-Free)	100 Units/Tray

Preferred devices are recommended choices for future use and best overall value.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MJ14001 (PNP), MJ14002* (NPN), MJ14003* (PNP)

THERMAL CHARACTERISTICS

Characteristic		Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	0.584	°C/W

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS			•		
Collector–Emitter Sustaining Voltage (Note 1) (I _C = 200 mAdc, I _B = 0)	MJ14001 MJ14002, MJ14003	V _{CEO(sus)}	60 80	- -	Vdc
Collector Cutoff Current $(V_{CE} = 30 \text{ Vdc}, I_B = 0)$ $(V_{CE} = 40 \text{ Vdc}, I_B = 0)$	MJ14001 MJ14402, MJ14003	I _{CEO}	_ _	1.0 1.0	mA
Collector Cutoff Current $(V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V})$ $(V_{CE} = 80 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V})$	MJ14001 MJ14002, MJ14003	I _{CEX}	_ _	1.0 1.0	mA
Collector Cutoff Current $(V_{CB} = 60 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 80 \text{ Vdc}, I_E = 0)$	MJ14001 MJ14002, MJ14003	I _{CBO}	_ _	1.0 1.0	mA
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	-	1.0	mA
ON CHARACTERISTICS			-		
DC Current Gain (Note 1)		h _{FE}	30 15 5.0	- 100 -	-
Collector–Emitter Saturation Voltage (Note 1) (I_C = 25 Adc, I_B = 2.5 Adc) (I_C = 50 Adc, I_B = 5.0 Adc) (I_C = 60 Adc, I_B = 12 Adc)		V _{CE(sat)}	- - -	1.0 2.5 3.0	Vdc
Base–Emitter Saturation Voltage (Note 1) $ \begin{aligned} &(I_C=25 \text{ Adc}, I_B=2.5 \text{ Adc}) \\ &(I_C=50 \text{ Adc}, I_B=5.0 \text{ Adc}) \\ &(I_C=60 \text{ Adc}, I_B=12 \text{ Adc}) \end{aligned} $		V _{BE(sat)}	_ _ _	2.0 3.0 4.0	Vdc
DYNAMIC CHARACTERISTICS					
Output Capacitance $(V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz})$		C _{ob}	_	2000	pF

^{1.} Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.




Figure 2. Maximum Rated Forward Biased Safe Operating Area


There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation: i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 2 is based on $T_{J(pk)} = 200^{\circ}C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \le 200^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 13. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

MJ14001 (PNP), MJ14002* (NPN), MJ14003* (PNP)

PACKAGE DIMENSIONS

TO-204 (TO-3) CASE 197A-05 ISSUE K





- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	1.530 REF		38.86 REF		
В	0.990	1.050	25.15	26.67	
C	0.250	0.335	6.35	8.51	
D	0.057	0.063	1.45	1.60	
Ε	0.060	0.070	1.53	1.77	
G	0.430 BSC		10.92 BSC		
Н	0.215 BSC		5.46 BSC		
K	0.440	0.480	11.18	12.19	
L	0.665 BSC		16.89 BSC		
N	0.760	0.830	19.31	21.08	
Q	0.151	0.165	3.84	4.19	
U	1.187	1.187 BSC		30.15 BSC	
V	0.131	0.188	3.33	4.77	

STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR