


## Low power quad operational amplifiers

### Features

- Wide gain bandwidth: 1.3 MHz
- Input common-mode voltage range includes ground
- Large voltage gain: 100 dB
- Very low supply current per amplifier: 375  $\mu$ A
- Low input bias current: 20 nA
- Low input offset voltage: 5 mV max. (For more accurate applications, use the equivalent parts LM124A-LM224A-LM324A which feature 3 mV max.)
- Low input offset current: 2 nA
- Wide power supply range:
  - Single supply: +3 V to +30 V
  - Dual supplies:  $\pm$ 1.5 V to  $\pm$ 15 V

### Description

These circuits consist of four independent, high gain, internally frequency compensated operational amplifiers. They operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.



### Order codes

Part number	Temperature range	Package	Packing
LM124N	-55°C, +125°C	DIP	Tube
LM124D/DT		SO	Tube or tape & reel
LM224N	-40°C, +105°C	DIP	Tube
LM224D/DT		SO	Tube or tape & reel
LM224PT		TSSOP (Thin shrink outline package)	Tape & reel
LM324N	0°C, +70°C	DIP	Tube
LM324D/DT		SO	Tube or tape & reel
LM324PT		TSSOP (Thin shrink outline package)	Tape & reel

## 2 Absolute maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	LM124	LM224	LM324	Unit
$V_{CC}$	Supply voltage	±16 or 32			V
$V_i$	Input voltage	32			V
$V_{id}$	Differential input voltage <sup>(1)</sup>	32			V
$P_{tot}$	Power dissipation	500	500	500	mW
	N suffix D suffix		400	400	
	Output short-circuit duration <sup>(2)</sup>	Infinite			
$I_{in}$	Input current <sup>(3)</sup>	50	50	50	mA
$T_{oper}$	Operating free-air temperature range	-55 to +125	-40 to +105	0 to +70	°C
$T_{stg}$	Storage temperature range	-65 to +150			°C
$T_j$	Maximum junction temperature	150			°C
$R_{thja}$	Thermal resistance junction to ambient <sup>(4)</sup>				°C/W
	SO14	103			
	TSSOP14	100			
	DIP14	83			
$R_{thjc}$	Thermal resistance junction to case				°C/W
	SO14	31			
	TSSOP14	32			
	DIP14	33			
ESD	HBM: human body model <sup>(5)</sup>	250			V
	MM: machine model <sup>(6)</sup>	150			
	CDM: charged device model	1500			

1. Either or both input voltages must not exceed the magnitude of  $V_{CC}^+$  or  $V_{CC}^-$ .
2. Short-circuits from the output to  $V_{CC}$  can cause excessive heating if  $V_{CC} > 15V$ . The maximum output current is approximately 40 mA independent of the magnitude of  $V_{CC}$ . Destructive dissipation can result from simultaneous short-circuits on all amplifiers.
3. This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the op-amps to go to the  $V_{CC}$  voltage level (or to ground for a large overdrive) for the time during which an input is driven negative. This is not destructive and normal output is restored for input voltages above -0.3 V.
4. Short-circuits can cause excessive heating. Destructive dissipation can result from simultaneous short-circuits on all amplifiers. These are typical values given for a single layer board (except for TSSOP, a two-layer board).
5. Human body model, 100 pF discharged through a 1.5 kΩ resistor into pin of device.
6. Machine model ESD, a 200 pF cap is charged to the specified voltage, then discharged directly into the IC with no external series resistor (internal resistor < 5 Ω), into pin-to-pin of device.

### 3 Electrical characteristics

Table 2.  $V_{CC}^+ = +5\text{ V}$ ,  $V_{CC}^- = \text{Ground}$ ,  $V_o = 1.4\text{ V}$ ,  $T_{\text{amb}} = +25^\circ\text{ C}$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{io}$	Input offset voltage <sup>(1)</sup> $T_{\text{amb}} = +25^\circ\text{ C}$ LM124-LM224 LM324		2	5 7	mV
	$T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ LM124-LM224 LM324			7 9	
$I_{io}$	Input offset current $T_{\text{amb}} = +25^\circ\text{ C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		2	30 100	nA
$I_{ib}$	Input bias current <sup>(2)</sup> $T_{\text{amb}} = +25^\circ\text{ C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		20	150 300	nA
$A_{vd}$	Large signal voltage gain $V_{CC}^+ = +15\text{ V}$ , $R_L = 2\text{ k}\Omega$ , $V_o = 1.4\text{ V}$ to $11.4\text{ V}$ $T_{\text{amb}} = +25^\circ\text{ C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	50 25	100		V/mV
SVR	Supply voltage rejection ratio ( $R_s \leq 10\text{ k}\Omega$ ) $V_{CC}^+ = 5\text{ V}$ to $30\text{ V}$ $T_{\text{amb}} = +25^\circ\text{ C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	65 65	110		dB
$I_{CC}$	Supply current, all Amp, no load $T_{\text{amb}} = +25^\circ\text{ C}$ $V_{CC} = +5\text{ V}$ $V_{CC} = +30\text{ V}$		0.7 1.5	1.2 3	mA
	$T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $V_{CC} = +5\text{ V}$ $V_{CC} = +30\text{ V}$		0.8 1.5	1.2 3	
$V_{icm}$	Input common mode voltage range $V_{CC} = +30\text{ V}$ <sup>(3)</sup> $T_{\text{amb}} = +25^\circ\text{ C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	0 0		$V_{CC} - 1.5$ $V_{CC} - 2$	V
CMR	Common mode rejection ratio ( $R_s \leq 10\text{ k}\Omega$ ) $T_{\text{amb}} = +25^\circ\text{ C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	70 60	80		dB
$I_{\text{source}}$	Output current source ( $V_{id} = +1\text{ V}$ ) $V_{CC} = +15\text{ V}$ , $V_o = +2\text{ V}$	20	40	70	mA

**Table 2.**  $V_{CC}^+ = +5\text{ V}$ ,  $V_{CC}^- = \text{Ground}$ ,  $V_o = 1.4\text{ V}$ ,  $T_{\text{amb}} = +25^\circ\text{ C}$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{\text{sink}}$	Output sink current ( $V_{\text{id}} = -1\text{ V}$ )				
	$V_{CC} = +15\text{ V}$ , $V_o = +2\text{ V}$ $V_{CC} = +15\text{ V}$ , $V_o = +0.2\text{ V}$	10 12	20 50		mA $\mu\text{A}$
$V_{\text{OH}}$	High level output voltage $V_{CC} = +30\text{ V}$ $T_{\text{amb}} = +25^\circ\text{ C}$ , $R_L = 2\text{ k}\Omega$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $T_{\text{amb}} = +25^\circ\text{ C}$ , $R_L = 10\text{ k}\Omega$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	26 26 27 27	27 28		V
	$V_{CC} = +5\text{ V}$ , $R_L = 2\text{ k}\Omega$ $T_{\text{amb}} = +25^\circ\text{ C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	3.5 3			
$V_{\text{OL}}$	Low level output voltage ( $R_L = 10\text{ k}\Omega$ ) $T_{\text{amb}} = +25^\circ\text{ C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		5	20 20	mV
SR	Slew rate $V_{CC} = 15\text{ V}$ , $V_i = 0.5\text{ to }3\text{ V}$ , $R_L = 2\text{ k}\Omega$ , $C_L = 100\text{ pF}$ , unity gain		0.4		V/ $\mu\text{s}$
GBP	Gain bandwidth product $V_{CC} = 30\text{ V}$ , $f = 100\text{ kHz}$ , $V_{\text{in}} = 10\text{ mV}$ , $R_L = 2\text{ k}\Omega$ , $C_L = 100\text{ pF}$		1.3		MHz
THD	Total harmonic distortion $f = 1\text{ kHz}$ , $A_v = 20\text{ dB}$ , $R_L = 2\text{ k}\Omega$ , $V_o = 2\text{ V}_{\text{pp}}$ , $C_L = 100\text{ pF}$ , $V_{CC} = 30\text{ V}$		0.015		%
$e_n$	Equivalent input noise voltage $f = 1\text{ kHz}$ , $R_s = 100\ \Omega$ , $V_{CC} = 30\text{ V}$		40		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
$DV_{\text{io}}$	Input offset voltage drift		7	30	$\mu\text{V}/^\circ\text{C}$
$DI_{\text{io}}$	Input offset current drift		10	200	$\text{pA}/^\circ\text{C}$
$V_{o1}/V_{o2}$	Channel separation <sup>(4)</sup> $1\text{ kHz} \leq f \leq 20\text{ kHz}$		120		dB

- $V_o = 1.4\text{ V}$ ,  $R_s = 0\ \Omega$ ,  $5\text{ V} < V_{CC}^+ < 30\text{ V}$ ,  $0 < V_{\text{ic}} < V_{CC}^+ - 1.5\text{ V}$
- The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so there is no change in the load on the input lines.
- The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0. V. The upper end of the common-mode voltage range is  $V_{CC}^+ - 1.5\text{ V}$ , but either or both inputs can go to +32 V without damage.
- Due to the proximity of external components, ensure that stray capacitance between these external parts does not cause coupling. Typically, this can be detected because this type of capacitance increases at higher frequencies.

## 6.2 SO-14 package

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.068
A1	0.1		0.2	0.003		0.007
A2			1.65			0.064
B	0.35		0.46	0.013		0.018
c	0.19		0.25	0.007		0.010
c1	45° (typ.)					
D	8.55		8.75	0.336		0.344
H	5.8		6.2	0.228		0.244
e		1.27			0.050	
E	3.8		4.0	0.149		0.157
L	0.5		0.127	0.019		0.050
k	8° (max.)					

The technical drawings illustrate the SO-14 package geometry. The top view shows a rectangular body with 14 pins (7 on each side), with dimensions D (total width), E (body width), and e (pin pitch). The side view shows the package height H, lead length L, and lead thickness c. A detail view shows the lead profile with a 45-degree angle and a maximum lead angle k of 8 degrees. A seating plane is indicated at the base of the package, and a 0.25 mm gage plane is shown for the lead thickness measurement.