

LM124-LM224-LM324

Low power quad operational amplifiers

Features

■ Wide gain bandwidth: 1.3 MHz

Input common-mode voltage range includes ground

■ Large voltage gain: 100 dB

Very low supply current per amplifier: 375 μA

■ Low input bias current: 20 nA

■ Low input offset voltage: 5 mV max. (For more accurate applications, use the equivalent parts LM124A-LM224A-LM324A which feature 3 mV max.)

■ Low input offset current: 2 nA

■ Wide power supply range:

Single supply: +3 V to +30 VDual supplies: ±1.5 V to ±15 V

Description

These circuits consist of four independent, high gain, internally frequency compensated operational amplifiers. They operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.



N
DIP14
(Plastic package)



SO-14
(Plastic micropackage)



TSSOP-14
(Thin shrink small outline package)

Order codes

Part number	Temperature range	Package	Packing
LM124N	-55°C, +125°C	DIP	Tube
LM124D/DT	-55 0, +125 0	SO	Tube or tape & reel
LM224N		DIP	Tube
LM224D/DT	-40°C, +105°C	SO	Tube or tape & reel
LM224PT	40 0, 1100 0	TSSOP (Thin shrink outline package)	Tape & reel
LM324N		DIP	Tube
LM324D/DT	0°C, +70°C	SO	Tube or tape & reel
LM324PT	3 3, 170 3	TSSOP (Thin shrink outline package)	Tape & reel

October 2006 Rev 5 1/19

2 Absolute maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	LM124	LM224	LM324	Unit
V _{CC}	Supply voltage	±16 or 32		V	
V _i	Input voltage	32			V
V _{id}	Differential input voltage (1)	32			V
P _{tot}	Power dissipation N suffix D suffix	500	500 400	500 400	mW
	Output short-circuit duration (2)		Infinite		
I _{in}	Input current (3)	50	50	50	mA
T _{oper}	Operating free-air temperature range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150			°C
Tj	Maximum junction temperature	150			°C
R _{thja}	Thermal resistance junction to ambient ⁽⁴⁾ SO14 TSSOP14 DIP14	103 100 83		°C/W	
R _{thjc}	Thermal resistance junction to case SO14 TSSOP14 DIP14	31 32 33		°C/W	
	HBM: human body model ⁽⁵⁾	250			
ESD	MM: machine model ⁽⁶⁾	150		V	
	CDM: charged device model	1500			

- 1. Either or both input voltages must not exceed the magnitude of V_{CC}^+ or V_{CC}^- .
- Short-circuits from the output to V_{CC} can cause excessive heating if V_{CC} > 15V. The maximum output
 current is approximately 40 mA independent of the magnitude of V_{CC}. Destructive dissipation can result
 from simultaneous short-circuits on all amplifiers.
- 3. This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the op-amps to go to the V_{CC} voltage level (or to ground for a large overdrive) for the time during which an input is driven negative. This is not destructive and normal output is restored for input voltages above -0.3 V.
- Short-circuits can cause excessive heating. Destructive dissipation can result from simultaneous shortcircuits on all amplifiers. These are typical values given for a single layer board (except for TSSOP, a twolayer board).
- 5. Human body model, 100 pF discharged through a 1.5 k Ω resistor into pin of device.
- Machine model ESD, a 200 pF cap is charged to the specified voltage, then discharged directly into the IC with no external series resistor (internal resistor < 5 Ω), into pin-to-pin of device.

577

3 Electrical characteristics

Table 2. $V_{CC}^+ = +5 \text{ V}, V_{CC}^- = \text{Ground}, V_o = 1.4 \text{ V}, T_{amb} = +25^{\circ} \text{ C} \text{ (unless otherwise specified)}$

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{io}	Input offset voltage ⁽¹⁾ $T_{amb} = +25^{\circ} C$ $LM124-LM224$ $LM324$		2	5 7	mV
	$T_{min} \le T_{amb} \le T_{max}$ LM124-LM224 LM324			7 9	
I _{io}	Input offset current $T_{amb} = +25^{\circ} C$ $T_{min} \le T_{amb} \le T_{max}$		2	30 100	nA
l _{ib}	Input bias current ⁽²⁾ $T_{amb} = +25^{\circ} C$ $T_{min} \le T_{amb} \le T_{max}$		20	150 300	nA
A _{vd}	Large signal voltage gain $\begin{split} &V_{CC}^{+}=+15 \text{ V, } R_L=2 \text{ k}\Omega, V_o=1.4 \text{ V to } 11.4 \text{ V} \\ &T_{amb}=+25^{\circ} \text{ C} \\ &T_{min}\leq T_{amb} \leq T_{max} \end{split}$	50 25	100		V/mV
SVR	Supply voltage rejection ratio ($R_s \le 10 \text{ k}\Omega$) $V_{CC}^+ = 5 \text{ V to } 30 \text{ V}$ $T_{amb} = +25^{\circ} \text{ C}$ $T_{min} \le T_{amb} \le T_{max}$	65 65	110		dB
I _{CC}	Supply current, all Amp, no load $T_{amb} = +25^{\circ} C$ $V_{CC} = +5 V$ $V_{CC} = +30 V$ $T_{min} \le T_{amb} \le T_{max}$		0.7 1.5	1.2	mA
	$V_{CC} = +5 V$ $V_{CC} = +30 V$		1.5	3	
V _{icm}	Input common mode voltage range $V_{CC} = +30 \text{ V}^{(3)}$ $T_{amb} = +25^{\circ} \text{ C}$ $T_{min} \le T_{amb} \le T_{max}$	0 0		V _{CC} -1.5 V _{CC} -2	>
CMR	Common mode rejection ratio ($R_s \le 10 \text{ k}\Omega$) $T_{amb} = +25^{\circ} \text{ C}$ $T_{min} \le T_{amb} \le T_{max}$	70 60	80		dB
I _{source}	Output current source ($V_{id} = +1 \text{ V}$) $V_{CC} = +15 \text{ V}, V_0 = +2 \text{ V}$	20	40	70	mA

5/19

Table 2. $V_{CC}^+ = +5 \text{ V}, V_{CC}^- = \text{Ground}, V_o = 1.4 \text{ V}, T_{amb} = +25^{\circ} \text{ C} \text{ (unless otherwise specified)}$

Symbol	Parameter	Min.	Тур.	Max.	Unit
I _{sink}	Output sink current (V_{id} = -1 V) V_{CC} = +15 V, V_o = +2 V V_{CC} = +15 V, V_o = +0.2 V	10 12	20 50		mΑ μΑ
V _{OH}	High level output voltage $V_{CC} = +30 \text{ V}$ $T_{amb} = +25^{\circ} \text{ C}, \text{ R}_{L} = 2 \text{ k}\Omega$ $T_{min} \leq T_{amb} \leq T_{max}$ $T_{amb} = +25^{\circ} \text{ C}, \text{ R}_{L} = 10 \text{ k}\Omega$ $T_{min} \leq T_{amb} \leq T_{max}$	26 26 27 27	27 28		V
	V_{CC} = +5 V, R _L = 2 k Ω T_{amb} = +25°C $T_{min} \le T_{amb} \le T_{max}$	3.5 3			
V _{OL}	Low level output voltage ($R_L = 10 \text{ k}\Omega$) $T_{amb} = +25 ^{\circ}\text{C}$ $T_{min} \le T_{amb} \le T_{max}$		5	20 20	mV
SR	Slew rate $V_{CC} = 15 \text{ V, } V_i = 0.5 \text{ to } 3 \text{ V, } R_L = 2 \text{ k}\Omega, C_L = 100 \text{ pF,} \\ \text{unity gain}$		0.4		V/µs
GBP	Gain bandwidth product $V_{CC}=30 \text{ V, f}=100 \text{ kHz,} V_{in}=10 \text{ mV, R}_{L}=2 \text{ k}\Omega, \\ C_{L}=100 \text{ pF}$		1.3		MHz
THD	Total harmonic distortion $f = 1 \text{ kHz}$, $A_V = 20 \text{ dB}$, $R_L = 2 \text{ k}\Omega$, $V_O = 2 \text{ V}_{pp}$, $C_L = 100 \text{ pF}$, $V_{CC} = 30 \text{ V}$		0.015		%
e _n	Equivalent input noise voltage $f = 1 \text{ kHz}, R_s = 100 \ \Omega, V_{CC} = 30 \text{ V}$		40		<u>nV</u> √Hz
DV _{io}	Input offset voltage drift		7	30	μV/°C
DI _{io}	Input offset current drift		10	200	pA/°C
V ₀₁ /V ₀₂	Channel separation $^{(4)}$ 1 kHz \leq f \leq 20 kHZ		120		dB

^{1.} $V_0 = 1.4 \text{ V}, R_s = 0 \Omega, 5 \text{ V} < V_{CC}^+ < 30 \text{ V}, 0 < V_{ic} < V_{CC}^+ - 1.5 \text{ V}$

6/19

^{2.} The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so there is no change in the load on the input lines.

The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0. V. The upper end of the common-mode voltage range is V_{CC}⁺ - 1.5 V, but either or both inputs can go to +32 V without damage.

Due to the proximity of external components, ensure that stray capacitance between these external parts
does not cause coupling. Typically, this can be detected because this type of capacitance increases at
higher frequencies.

6.1 DIP14 package

	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
a1	0.51			0.020			
В	1.39		1.65	0.055		0.065	
b		0.5			0.020		
b1		0.25			0.010		
D			20			0.787	
E		8.5			0.335		
е		2.54			0.100		
e3		15.24			0.600		
F			7.1			0.280	
1			5.1			0.201	
L		3.3			0.130		
Z	1.27		2.54	0.050		0.100	
Z B B C Z E							
14 8 14 14 17 14 14 15 14 15 16 16 16 16 16 16 16 16 16 16 16 16 16							

477