

LME49830 Mono High Fidelity 200 Volt MOSFET Power Amplifier Input Stage with Mute

General Description

The LME49830 is a high fidelity audio power amplifier input stage designed for demanding consumer and pro-audio applications. Amplifier output power may be scaled by changing the supply voltage and number of output devices. The LME49830 is capable of driving an output stage in excess of 300 W single-ended into an 8Ω load in the presence of 10% high line headroom and 20% supply regulation.

The LME49830 includes internal thermal shut down circuitry that activates when the LME49830 die temperature exceeds 150°C. The LME49830 has a mute function that mutes the input drive signal and forces the amplifier output to a quiescent state.

The LME49830 has high drive current, 56mA typical, and high output voltage swing for maximum flexibility in output stage choice. With a bias voltage range up to 16V the LME49830 can be used to drive MOSFET output stages using a wide selection of MOSFETs.

The LME49830 has a wide operating supply range of $\pm 20V$ to $\pm 100V$, which allows lower cost, unregulated power supplies to be used.

Key Specifications

■ Wide operating Voltage range ±20V to ±100V
 ■ Output Voltage Noise (BW = 30kHz) 44µV (typ)
 ■ PSRR (DC) 105dB (typ)
 ■ Slew Rate 39V/µs (typ)
 ■ THD+N (f = 1kHz) 0.0006% (typ)

Features

- High output current and voltage for use with MOSFET output stages
- Very high voltage range: ±20V ±100V
- Scalable output power
- Minimum external components
- External compensation
- Thermal shutdown of input stage
- Mute control

Applications

- AV receivers
- Audiophile power amps
- Pro Audio
- High voltage industrial applications

Overture® is a registered trademark of National Semiconductor Corporation.

Typical Application





FIGURE 1. Typical Audio Amplifier Application Circuit

Connection Diagram



Top View
Order Number LME49830TB
See NS Package Number TB15A
N = National logo
U = Fabrication plant code
Z = Assembly plant code
XY = 2 Digit date code
TT = Die traceability
TB = Package code

Pin Descriptions

Pin	Pin Name	Description		
1	NC	No Connection, Pin electrically isolated		
2	Mute	Mute Control		
3	GND	Device Ground		
4	IN+	Non-inverting input		
5	IN-	Inverting input		
6	Comp	External Compensation Connection		
7	NC	No Connection, Pin electrically isolated		
8	Osense	Output Sense		
9	NC	No Connection, Pin electrically isolated		
10	-V _{EE}	Negative Power Supply		
11	Bias _M	Negative External Bias Control		
12	Bias _P	Positive External Bias Control		
13	P _{OUT}	P-channel MOSFET Output		
14	N _{OUT}	N-channel MOSFET Output		
15	+V _{CC}	Positive Power Supply		

Block Diagram




FIGURE 2. LME49830 Simplified Block Diagram

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage |V+| + |V-| 200V

Differential Input Voltage +/-6V

Common Mode Input Range 0.4 V_{EE} to 0.4 V_{CC}

Power Dissipation (Note 3) 5.4W

ESD Rating (Note 4) 2.0kV

ESD Rating (Note 5) 200V

Junction Temperature (T_{JMAX}) 150°C

Soldering Information

TB Package (10 seconds) 260°C Storage Temperature -40°C to +150°C Thermal Resistance

 θ_{JA} 73°C/W θ_{JC} 4°C/W

Operating Ratings (Notes 1, 2)

Temperature Range

 $T_{MIN} \le T_A \le T_{MAX}$ $-40^{\circ}C \le T_A \le +85^{\circ}C$ Supply Voltage $\pm 20V \le V_{SUPPLY} \le \pm 100V$

Electrical Characteristics $V_{CC} = +100V$, $V_{EE} = -100V$ (Notes 1, 2)

The following specifications apply for I_{MUTE} = 150 μ A unless otherwise specified. Limits apply for T_A = 25°C.

	Parameter		LME49830		
Symbol		Conditions	Typical (Note 6)	Limit (Note 7)	Units (Limits)
I _{cc}	Total Positive Quiescent Power Supply Current	$V_{IN} = 0V, V_{O} = 0V, I_{O} = 0A$	19	24	mA (max)
I _{EE}	Total Negative Quiescent Power Supply Current	$V_{IN} = 0V, V_{O} = 0V, I_{O} = 0A$	-21		mA
THD+N	Total Harmonic Distortion + Noise	No load, $f = 1kHz$, $A_V = 30dB$ $V_{OUT} = 30V_{RMS}$, $30kHz$ BW	0.0006		%
V _{BIAS}	Bias Voltage		16	15	V (min)
A _{V(CL)}	Closed Loop Voltage Gain			26	dB (min)
A _{V(OL)}	Open Loop Gain	f = DC $V_{IN} = 1 \text{mV}_{RMS}, f = 1 \text{kHz}, C_C = 10 \text{pF}$	112 88	82	dB (min)
V _{OM}	Output Voltage Swing	THD = 0.05%, f = 20Hz to 20kHz	68		V _{RMS}
V _{NOISE}	Output Noise	$R_S = 10k\Omega$, $A_V = 30dB$, $30kHz$ BW A-weighted	44 28	205	μV μV (max)
I _{OUT}	Maximum Output Current	Current from Output pins	56	47	mA (min)
I _{MUTE}	Current into Mute Pin	To put part in "play" mode		130	μA (min)
SR	Slew Rate	$V_{IN} = 1.2V_{P-P}, A_V = 30dB,$ f = 10kHz square wave, $C_{LOAD} = 2,000pF$	39		V/µs
V	Input Offset Voltage	V _{CM} = 0V, I _O = 0mA, I _{MUTE} = 150μA	±0.9	±3	mV (max)
V _{OS}		$V_{CM} = 0V$, $I_O = 0mA$, $I_{MUTE} = 0\mu A$	±0.4	±4.2	mV (max)
I _B	Input Bias Current	$V_{CM} = 0V, I_O = 0mA$	95	250	nA (max)
PSRR _{AC}	Power Supply Rejection Ratio (AC)	$R_S = 1k\Omega$, $f = 100Hz$, $V_{RIPPLE} = 1V_{RMS}$, Input Referred, $A_V = 30dB$	104		dB
PSRR _{DC}	Power Supply Rejection Ratio (DC)	$R_S = 1k\Omega$, Input Referred, $A_V = 30dB$	105	94	dB (min)
I _{AB}	Bias Control Current	Shorted output, shorted bias control	2	1.6 2.7	mA (min) mA (max)

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in *Absolute Maximum Ratings*, whichever is lower. For the LME49830, $T_{JMAX} = 150^{\circ}$ C and the typical θ_{JC} is 4° C/W.

Note 4: Human body model, applicable std. JESD22-A114C.

Note 5: Machine model, applicable std. JESD22-A115-A.

Note 6: Typical values represent most likely parametric norms at $T_A = +25$ °C, and at the *Recommended Operation Conditions* at the time of product characterization and are not guaranteed.

Note 7: Datasheet min/max specification limits are guaranteed by test or statistical analysis.

Note 8: The TB15A is a non-isolated package. The package's metal back and any heat sink to which it is mounted are connected to the V_{EE} potential when using only thermal compound. If a mica washer is used in addition to thermal compound, θ_{CS} (case to sink) is increased, but the heat sink will be electrically isolated from V_{EF} .

Test Circuit Diagram








FIGURE 3. LME49830 Test Circuit Diagram


Typical Performance Characteristics








































80

100

I_{MUTE} (μA)

120

20 kHz

140

160

30005060

20

-20

-40

-60

-80

-100


-120

-140

40

60


MUTE ATTENUATION (dB)




Output Voltage vs Supply Voltage

30005069


30005067




Supply Current vs Supply Voltage



Input Offset Voltage vs Supply Voltage




Open Loop Gain and Phase Margin $+V_{CC} = -V_{EE} = 100V$





30005061

30005088

Noise Floor $+V_{CC} = -V_{EE} = 50V, V_{IN} = 0V$








30005063

Noise Floor



30005087

Application Information

MUTE FUNCTION

The mute function of the LME49830 is controlled by the amount of current that flows into the MUTE pin. If there is less than 100µA of current flowing into the MUTE pin, the part will be in mute mode. This can be achieved by shorting the MUTE pin to ground. It is recommended to connect a capacitor C_M (its value not less than 47μF) between the MUTE pin and ground for reducing voltage fluctuation when switching between 'play' and 'mute' mode. If there is between 130µA and 2mA of current flowing into the MUTE pin, the part will be in 'play' mode. This can be done by connecting a power supply, V_{MUTE} , to the MUTE pin through a resister, R_{M} . The current into the MUTE pin can be determined by the equation I_{MUTE} = $(V_{MUTE} - V_{BE}) / (1k\Omega + R_{M})$ (A), where $V_{BE} \cong 0.7V$. For example, if a 5V power supply is connected through a $27k\Omega$ resistor to the MUTE pin, then the mute current will be 154µA, at the center of the specified range. It is also possible to use V_{CC} as the power supply for the MUTE pin, though $R_{\rm M}$ will have to be recalculated accordingly. It is not recommended to flow more than 2mA of current into the MUTE pin because damage to the LME49830 may occur.

THERMAL PROTECTION

When the temperature on the die exceeds 150°C, the LME49830 shuts down. It starts operating again when the die temperature drops to about 145°C. When in thermal shutdown, the current supply internal to the LME49830 will be cutoff. There will be no signal generated to the output while in thermal shutdown. After the die temperature decreases, the LME49830 will power up again and resume normal operation. If the fault conditions continue, thermal protection will be activated and repeat the cycle preventing the LME49830 from over heating.

Since the die temperature is directly dependent upon the heat sink used, the heat sink should be chosen so that thermal shutdown is not activated during normal operation. Using the best heat sink possible within the cost and space constraints of the system will improve the long-term reliability of any power semiconductor device, as discussed in the Determining the Correct Heat Sink section. It is recommended to use a separate heat sink from the output stage heat sink for the LME49830. A heat sink may not be needed if the supply voltages are low.

POWER DISSIPATION AND HEAT SINKING

When in "play" mode, the LME49830 draws a constant amount of current, regardless of the input signal amplitude. Consequently, the power dissipation is constant for a given supply voltage and can be computed with the equation $P_{DMAX} = I_{CC} * (V_{CC} - V_{EE})$ (W). For a quick calculation of P_{DMAX} , approximate the current to be 20mA and multiply it by the total supply voltage (the current varies slightly from this value over the operating range).


DETERMINING THE CORRECT HEAT SINK

The choice of a heat sink for any power IC is made entirely to keep the die temperature at a level such that the thermal protection circuitry is not activated under normal circumstances. The thermal resistance from the die to the outside air, θ_{JA} (junction to ambient), is a combination of three thermal resistances, θ_{JC} (junction to case), θ_{CS} (case to sink), and θ_{SA} (sink to ambient). The thermal resistance, θ_{JC} (junction to case), of the LME49830TB is 4°C/W. Using Thermalloy Thermacote thermal compound, the thermal resistance, θ_{CS} (case to sink), is about 0.2°C/W. Since convection heat flow (power dissi

pation) is analogous to current flow, thermal resistance is analogous to electrical resistance, and temperature drops are analogous to voltage drops, the power dissipation out of the LME49830 is equal to the following:

$$P_{DMAX} = (T_{JMAX} - T_{AMB}) / \theta_{JA} (W)$$
 (1)

where $T_{JMAX} = 150^{\circ}C$, T_{AMB} is the system ambient temperature and $\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA}$.



Once the maximum package power dissipation has been calculated, the maximum thermal resistance, θ_{SA} , (heat sink to ambient) in °C/W for a heat sink can be calculated. This calculation is made using equation 2 which is derived by solving for θ_{SA} in equation 1.

$$\theta_{SA} = [(T_{JMAX} - T_{AMB}) - P_{DMAX}(\theta_{JC} + \theta_{CS})] / P_{DMAX}(^{\circ}C/W)$$
 (2)

Again it must be noted that the value of θ_{SA} is dependent upon the system designer's amplifier requirements. If the ambient temperature that the audio amplifier is to be working under is higher, then the thermal resistance for the heat sink, given all other things are equal, will need to be smaller (better heat sink).

PROPER SELECTION OF EXTERNAL COMPONENTS

Proper selection of external components is required to meet the design targets of an application. The choice of external component values that will affect gain and low frequency response are discussed below.

The gain is set by resistors $R_{\rm f}$ and $R_{\rm i}$ for the non-inverting configuration shown in *Figure 1*. The gain is found by *Equation 3* below:

$$A_V = 1 + R_f / R_i (V/V)$$
 (3)

For best noise performance, lower values of resistors are used. For the LME49830 the gain should be set no lower than 26dB. Gain settings below 26dB may experience instability.

The combination of R_i with C_i (see *Figure 1*) creates a high-pass filter. The low frequency response is determined by these two components. The -3dB point can be found from *Equation 4* shown below:

$$f_i = 1 / (2\pi R_i C_i) (Hz)$$
 (4)

If an input coupling capacitor is used to block DC from the inputs as shown in Figure~1, there will be another high-pass filter created with the combination of $C_{\rm IN}$ and $R_{\rm IN}.$ When using a input coupling capacitor $R_{\rm IN}$ is needed to set the DC bias point on the amplifier's input terminal. The resulting -3dB frequency response due to the combination of $C_{\rm IN}$ and $R_{\rm IN}$ can be found from Equation~5 shown below:

$$f_{IN} = 1 / (2\pi R_{IN} C_{IN}) (Hz)$$
 (5)

With large values of $R_{\rm IN}$ oscillations may be observed on the outputs when the inputs are left floating. Decreasing the value of $R_{\rm IN}$ or not letting the inputs float will remove the oscillations.

If the value of $\rm R_{IN}$ is decreased then the value of $\rm C_{IN}$ will need to increase in order to maintain the same -3dB frequency response.

AVOIDING THERMAL RUNAWAY WHEN USING BIPOLAR OUTPUT STAGES

When using a bipolar output stage with the LME49830, the designer must beware of thermal runaway. Thermal runaway is a result of the temperature dependence of V_{BE} (an inherent property of the transistor). As temperature increases, V_{BE} decreases. In practice, current flowing through a bipolar transistor heats up the transistor, which lowers the V_{BE} . This in turn increases the current again, and the cycle repeats. If the system is not designed properly, this positive feedback mechanism can destroy the bipolar transistors used in the output stage.

One of the recommended methods of preventing thermal runaway is to use a heat sink on the bipolar output transistors. This will keep the temperature of the transistors lower. A second recommended method is to use emitter degeneration resistors. As current increases, the voltage across the emitter degeneration resistor also increases, which decreases the voltage across the base and emitter. This mechanism helps to limit the current and counteracts thermal runaway.

A third recommended method is to use a "V $_{BE}$ multiplier" to bias the bipolar output stage. The V $_{BE}$ multiplier consists of a bipolar transistor and two resistors, one from the base to the collector and one from the base to the emitter. The voltage from the collector to the emitter (also the bias voltage of the output stage) is V $_{BIAS} = V_{BE}(1+R_{CB}/R_{BE})$, which is why this circuit is called the V $_{BE}$ multiplier. When V $_{BE}$ multiplier transistor (Q $_{VBE}$ in Figure 1) is mounted to the same heat sink as the bipolar output transistors, its temperature will track that of the output transistors. The bias voltage will be reduced as the Q $_{VBE}$ heats up reducing bias current in the output stage.

The bias circuit used in *Figure 1* is a modified V_{BE} multiplier circuit. The additional resistor, R_{B1} , sets a temperature independent portion of the bias voltage while the rest of the V_{BE} multiplier circuit will adjust bias voltage with temperature. This reduces the amount of bias voltage change with heat sink temperature for steady bias current with the output devices shown.

BIAS SETTING

Setting the bias voltage and resulting output stage bias current is done by adjusting the $\rm R_{BIAS}$ resistor. If temperature compensation is not needed for the bias stage, the bias stage can consist of just a resistor and a sufficient capacitor. The output current from the two BIAS pins is typically 2mA and setting the output stage bias voltage is a simple Ohm's Law calculation. The bias voltage can be set up to 16V for maximum flexibility for use with a wide range of different MOSFET types. The wide range of bias voltage also allows for setting the output stage bias current for different performance levels.

OPTIMIZING EXTERNAL COMPONENTS

External component values, types and placement are highly design dependent. Values affect performance such as stability, THD+N, noise, slew rate and sonic performance. Optimizing the values can have a significant effect on total audio performance.

In a simple output stage design with one MOSFET device per side, as shown in $Figure\ 1$, the R_E resistors are often consid-

ered optional. The $R_{DS(on)}$ of the devices serve a similar purpose. As the output stage is scaled up in number of devices the value of R_E will need to be optimized for best performance. Typical values range from 0.1Ω to 0.5Ω .

The value of the gate resistors affect stability and slew rate. The capacitance of the output device should be considered when determining the value of the gate resistor. The values shown in *Figure 1* represent a typical value or a starting value from which optimization can occur.

The compensation capacitor ($C_{\rm C}$) is one of the most critical external components in value, placement and type. The capacitor should be placed close to the LME49830 and a silver mica type will give good performance. The value of the capacitor will affect slew rate and stability. The highest slew rate possible while also maintaining stability through out the power and frequency range of operation results in the best audio performance. The value shown in *Figure 1* should be considered a starting value with optimization done on the bench and in listening testing.

The input capacitor ($C_{\rm IN}$) is shown in *Figure 1* for protection against sources that may have a DC bias. For best audio performance, the input capacitor should not be used. Without the input capacitor, any DC bias from the source will be transferred to the load.

The feedback capacitor (C_i) is used to set the gain at DC to unity. Because a large value is required for a low frequency -3dB point, the capacitor is an electrolytic type. An additional small value, high quality film capacitor may be used in parallel to improve high frequency sonic performance. If DC offset in the output stage is acceptable without the feedback capacitor, it may be removed but DC gain will now be equal to AC gain.

SUPPLY BYPASSING

The LME49830 has excellent power supply rejection and does not require a regulated supply. However, to eliminate possible oscillations all op amps and power op amps should have their supply leads bypassed with low inductance capacitors having short leads and located close to the package terminals. Inadequate power supply bypassing will manifest itself by a low frequency oscillation known as "motorboating" or by high frequency instabilities. These instabilities can be eliminated through multiple bypassing utilizing a large tantalum or electrolytic capacitor (10µF minimum) which is used to absorb low frequency variations and a small capacitor (0.1µF) to prevent any high frequency feedback through the power supply lines. These capacitors should be located as close as possible to the supply pins of the LME49830. An additional $0.1\mu F$ - $1\mu F$ capacitor connected between the V_{CC} to V_{FF} pins of the LME49830 is recommended and each output device should have adequate bypassing at each supply terminal.

OUTPUT SENSING

The Output Sense pin Osense must be connected to the system output as shown in *Figure 1*. This connection completes the return path to feedback the output voltage to the mute gain circuitry inside LME49830. If the Osense pin is not connected to the output or it is floated, high voltage generated from the output stage may cause damage to the speaker or load.

Demonstration Board Schematic






FIGURE 4. LME49830 Demo Board with Mute Function Schematic

Demonstration Board Layout




Top Silkscreen




Top Layer

300050f6



Bottom Silkscreen Layer

300050f5



Bottom Layer

300050f4


Demonstration Board Bill of Materials

Item	Description	Designator	Part Number	Quantity	Value	Supplier
1	High Perf MOSFET Power Amplifier Input Stage	U1	LME49830TB	1	200V, 60mA	National Semiconductor
2	Mica Capacitor	$C_{BIAS}, C_C, C_N, C_{B1}$	495–666	4	22pF	RS
3	Aluminum Electrolytic Capacitor	Ci	EEUFC1C221	1	220μF, 16V	Panasonic
4	Metal Polyester Film Cap	Cin	ECQE1106KF	1	10μF, 100V	Panasonic
5	Aluminum Electrolytic Capacitor	Cs1, Cs2	EEUFC2A471	2	470μF, 100V	Panasonic
6	Metal Polyester Film Cap	Cs3, Cs4, Cs9, Cs10, Cs11, Cs12, Cs13	ECQE2104KF	7	0.1μF, 200V	Panasonic
7	Zener Diode	Dz	TZX5V1C	1	5V	Vishay
8	RCA Jack	INPUT RCA	N/A	1	N/A	N/A
9	Header, 3-pin	J1	N/A	1	N/A	N/A
10	Header, 2-Pin	J2	N/A	1	N/A	N/A
11	Female Bannana Jack - Red	+V _{CC}	2142-2	1	N/A	Pomona Electronics
12	Female Bannana Jack - Red	-V _{EE}	2142-2	1	N/A	Pomona Electronics
13	Female Bannana Jack - Black	GND	2142-0	1	N/A	Pomona Electronics
14	Female Bannana Jack - Black	PGND	2142-0	1	N/A	Pomona Electronics
15	Female Bannana Jack - Red	OUT	2142-2	1	N/A	Pomona Electronics
16	Header, 2-Pin	JPI, J3	5-826646-0	2	N/A	Tyco Electronics
17	HEXFET Power N-MOSFET	N-FET	IRFP240	1	250V, 15A	International Rectifier
18	HEXFET Power P-MOSFET	P-FET	IRFP9240	1	-200V, -12A	International Rectifier
19	Resistor	R _{B1}	ERO-25PHF1201	1	1.2kΩ	Panasonic
20	Resistor	R _{B2}	ERO-25PHF5000	1	500Ω	Panasonic
21	Potentiometer	R _{BIAS}	63M-T607-103	1	10kΩ	Vishay
22	Resistor	R _F , R _S	ERO-25PHF6801	2	6.8kΩ	Panasonic
23	Resistor	R _{GN} , R _{GP}	ERG-12SJ121	2	120Ω, 0.5W	Panasonic
24	Resistor	R_i, R_{IN}	ERO-25PHF2400	2	240Ω	Panasonic
25	Resistor		ERO-25PHF2702	1		Panasonic
		R _M	-		27kΩ	
26	Resistor	R _V	ERG1SJ103	1	10kΩ, 1W	Panasonic
27	Resistor	R _Q	ERO-25PHF1202	1	12kΩ	Panasonic
28	Resistor	R _G	ERG-12SJ100	1	10Ω, 0.5W	Panasonic
29	Single-Pole, Double-Throw Switch	S1	SS40010F-0102-2.5G -NN	1	N/A	Alpha
30	Metal Polyester Film Cap	Csn	ECQE2104KF	1	0.1μF, 200V	Panasonic
31	Resistor	Rsn	ERO-25PHF10R0	1	10Ω,0.25W	Panasonic
32	Heat Sink for N-FET, P-FET, Q _{VBE}	N/A	150018	1	0.85°C/W	Farnell Newark
33	Heat Sink Clip for U1	N/A	403-207	1	N/A	RS
34	Sil-pad Insulator	N/A	169-2177	4	N/A	RS
35	Heat Sink for U1-LME49830	N/A	403178	1	10°C/W	RS
36	Aluminum Electrolytic Capacitor	Cs5, Cs6, Cs7, Cs8	EEUFC2A101	4	100μF, 100V	RS
37	Aluminum Electrolytic Capacitor	C _M	EEUFC1E470	1	47μF, 25V	Panasonic
38	Transistor	Q _{VBE}	TIP31C	1	100V	On Semiconductor

Revision History

Rev	Date	Description		
1.0	01/09/08	Initial release.		
1.01	01/16/08	Deleted the Limit values on Vnoise (EC table)		
1.02	01/22/08	Changed limit values on Vnoise, I _B , and I _{AB} .		
1.03	01/24/08	Updated the Typical demo ckt diagram and the App ckt diagram.		

Physical Dimensions inches (millimeters) unless otherwise noted



TO-247 15 Lead Package Order Number LME49830TB NS Package Number TB15A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email:

new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com