



IRF630 IRF630FP

N-channel 200V - 0.35Ω - 9A TO-220/TO-220FP
Mesh overlay™ II Power MOSFET

General features

Type	V _{DSS}	R _{DS(on)}	I _D
IRF630	200V	<0.40Ω	9A
IRF630FP	200V	<0.40Ω	9A


- Extremely high dv/dt capability
- Very low intrinsic capacitances
- Gate charge minimized

Description


This power MOSFET is designed using the company's consolidated strip layout-based MESH OVERLAY™ process. This technology matches and improves the performances compared with standard parts from various sources.

Applications

- Switching application



Internal schematic diagram



Order codes

Part number	Marking	Package	Packaging
IRF630	IRF630	TO-220	Tube
IRF630FP	IRF630FP	TO-220FP	Tube

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220	TO-220FP	
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	200		V
V_{DGR}	Drain-gate voltage ($R_{GS} = 20\text{ k}\Omega$)	200		V
V_{GS}	Gate-source voltage	± 20		V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	9	9 ⁽¹⁾	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	5.7	5.7 ⁽¹⁾	A
$I_{DM}^{(2)}$	Drain current (pulsed)	36	36 ⁽¹⁾	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	75	30	W
	Derating factor	0.6	0.24	W/ $^\circ\text{C}$
dv/dt ⁽³⁾	Peak diode recovery voltage slope	5		V/ns
V_{ISO}	Insulation withstand voltage (DC)	--	2000	V
T_J T_{stg}	Operating junction temperature Storage temperature	-65 to 150 150		$^\circ\text{C}$

- Limited only by maximum temperature allowed
- Pulse width limited by safe operating area
- ISD $\geq 9\text{A}$, di/dt $\leq 300\text{A}/\mu\text{s}$, VDD $\leq V(\text{BR})\text{DSS}$, $T_J \leq T_{JMAX}$

Table 2. Thermal data

Symbol	Parameter	Value		Unit
		TO-220	TO-220FP	
$R_{thj-case}$	Thermal resistance junction-case Max	1.67	4.17	$^\circ\text{C}/\text{W}$
R_{thj-a}	Thermal resistance junction-ambient Max	62.5		$^\circ\text{C}/\text{W}$
$R_{thc-sink}$	Thermal resistance case-sink typ	0.5		$^\circ\text{C}/\text{W}$
T_I	Maximum lead temperature for soldering purpose	300		$^\circ\text{C}$

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_J Max)	9	A
E_{AS}	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$, $I_d = I_{AR}$, $V_{dd} = 50\text{V}$)	160	mJ

2 Electrical characteristics

($T_{CASE}=25^{\circ}C$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 250 \mu A, V_{GS} = 0$	200			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating},$ $V_{DS} = \text{Max rating} @ 125^{\circ}C$			1 50	μA μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20V$			± 100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	3	4	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10V, I_D = 4.5A$		0.35	0.40	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $I_D = 4.5A$	3	4		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		540 90 35	700 120 50	pF pF pF
$t_{d(on)}$ t_r	Turn-on Delay Time Rise Time	$V_{DD} = 100V, I_D = 4.5A,$ $R_G = 4.7\Omega, V_{GS} = 10V$ (see Figure 14)		10 15	14 20	ns ns
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 160V, I_D = 9A$ $V_{GS} = 10V$		31 7.5 9	45	nC nC nC

1. Pulsed: pulse duration=300 μs , duty cycle 1.5%

Table 6. Source drain diode

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
I_{SD}	Source-drain current				9	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				36	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD}=9A, V_{GS}=0$			1.5	V
t_{rr} Q_{rr} I_{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD}=9A,$ $di/dt = 100A/\mu s,$ $V_{DD}=50V, T_j=150^\circ C$ (see Figure 16)		170 0.95 11		ns μC A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration=300 μs , duty cycle 1.5%

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

