

Ultrafast 7 ns Single Supply Comparator

AD8561

FEATURES

7 ns Propagation Delay at 5 V Single Supply Operation: 3 V to 10 V Low Power Latch Function TSSOP Packages

APPLICATIONS High Speed Timing Clock Recovery and Clock Distribution Line Receivers Digital Communications Phase Detectors High Speed Sampling Read Channel Detection PCMCIA Cards Upgrade for LT1016 Designs 8-Lead Narrow Body SO (SO-8) 8-Lead Plastic DIP (N-8)





8-Lead TSSOP (RU-8)

PIN CONFIGURATIONS

V+ +IN -IN	1 8 AD8561	
v- 🗖	4 5	

GENERAL DESCRIPTION

The AD8561 is a single 7 ns comparator with separate input and output sections. Separate supplies enable the input stage to be operated from ± 5 V dual supplies and ± 5 V single supplies.

Fast 7 ns propagation delay makes the AD8561 a good choice for timing circuits and line receivers. Propagation delays for rising and falling signals are closely matched and track over temperature. This matched delay makes the AD8561 a good choice for clock recovery, since the duty cycle of the output will match the duty cycle of the input.

The AD8561 has the same pinout as the LT1016, with lower supply current and a wider common-mode input range, which includes the negative supply rail.

The AD8561 is specified over the industrial (-40°C to +85°C) temperature range. The AD8561 is available in both the 8-lead plastic DIP, 8-lead TSSOP or narrow SO-8 surface mount packages.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD8561—SPECIFICATIONS ELECTRICAL SPECIFICATIONS (@ $V_{+} = +5.0 V$, $V_{-} = V_{GND} = 0 V$, $T_{A} = +25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS Offset Voltage	V _{os}	$-40^{\circ}C \le T_A \le +85^{\circ}C$		2.3	7 8	mV mV
Offset Voltage Drift Input Bias Current Input Offset Current Input Common-Mode Voltage Range	$\begin{array}{c} \Delta V_{OS} / \Delta T \\ I_B \\ I_{OS} \\ V_{CM} \end{array}$	$V_{CM} = 0 V$ -40°C ≤ T _A ≤ +85°C V _{CM} = 0 V	$-6 \\ -7 \\ 0.0$	4 -3 -3.5	±4 +3.0	μV/°C μΑ μΑ μΑ V
Common-Mode Rejection Ratio Large Signal Voltage Gain Input Capacitance	CMRR A _{VO} C _{IN}	$0 \text{ V} \le \text{V}_{\text{CM}} \le +3.0 \text{ V}$ $\text{R}_{\text{L}} = 10 \text{ k}\Omega$	65	85 3000 3.0		dB V/V pF
LATCH ENABLE INPUT Logic "1" Voltage Threshold Logic "0" Voltage Threshold Logic "1" Current Logic "0" Current Latch Enable	V _{IH} V _{IL} I _{IH} I _{IL}	V _{LH} = 3.0 V V _{LL} = 0.3 V	2.0 -1.0 -4	1.65 1.60 -0.3 -2	0.8	V V μΑ μΑ
Pulsewidth Setup Time Hold Time	$t_{PW(E)}$ t_{S} t_{H}			6 1 1.2		ns ns ns
DIGITAL OUTPUTS Logic "1" Voltage Logic "1" Voltage Logic "0" Voltage	V _{OH} V _{OH} V _{OL}	$\begin{split} I_{\rm OH} &= -50 \; \mu A, \; \Delta V_{\rm IN} > 250 \; mV \\ I_{\rm OH} &= -3.2 \; mA, \; \Delta V_{\rm IN} > 250 \; mV \\ I_{\rm OL} &= 3.2 \; mA, \; \Delta V_{\rm IN} > 250 \; mV \end{split}$	3.5 2.4	3.5 0.25	0.4	V V V
DYNAMIC PERFORMANCE Propagation Delay	t _P	200 mV Step with 100 mV Overdrive -40°C \leq T. \leq +85°C		6.75 8	9.8 13	ns
Propagation Delay Differential Propagation Delay (Rising Propagation Delay vs.	t _P	100 mV Step with 5 mV Overdrive		8	15	ns
Falling Propagation Delay) Rise Time Fall Time	$\Delta t_{\rm P}$	100 mV Step with 100 mV Overdrive ¹ 20% to 80% 80% to 20%		0.5 3.8 1.5	2.0	ns ns ns
POWER SUPPLY Power Supply Rejection Ratio Positive Supply Current	PSRR I+	$+4.5 V \le V + \le +5.5 V$	50	65 4.5	6.0	dB mA
Ground Supply Current Analog Supply Current	I _{GND} I-	$V_0 = 0 \text{ V}, \text{R}_L = \infty$ $-40^{\circ}\text{C} \le \text{T}_A \le +85^{\circ}\text{C}$		2.2 2.3	7.5 3.3 3.8 4.5	mA mA mA
		$-40^{\circ}C \le T_A \le +85^{\circ}C$			5.5	mA

NOTES

¹Guaranteed by design.

Specifications subject to change without notice.

AD8561

ELECTRICAL SPECIFICATIONS (@ V+ = +5.0 V, V- = V_{GND} = 0 V, V- = -5 V, T_A = +25°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS Offset Voltage Offset Voltage Drift Input Bias Current Input Offset Current Input Common-Mode Voltage Range Common-Mode Rejection Ratio Large Signal Voltage Gain Input Capacitance	V_{OS} $\Delta V_{OS}/\Delta T$ I_B I_D I_{OS} V_{CM} CMRR A_{VO} C_{DN}	$\label{eq:C} \begin{split} -40^{\circ}C &\leq T_{A} \leq +85^{\circ}C \\ V_{CM} &= 0 \ V \\ -40^{\circ}C &\leq T_{A} \leq +85^{\circ}C \\ V_{CM} &= 0 \ V \\ -5.0 \ V \leq V_{CM} \leq +3.0 \ V \\ R_{L} &= 10 \ k\Omega \end{split}$	-6 -7 -5.0 65	1 4 -3 -2.5 85 3000 3.0	7 8 ±4 +3.0	mV mV μV/°C μA μA μA V dB V/V pF
LATCH ENABLE INPUT Logic "1" Voltage Threshold Logic "0" Voltage Threshold Logic "1" Current Logic "0" Current Latch Enable Pulsewidth Setup Time Hold Time	V_{IH} V_{IL} I_{IH} I_{IL} $t_{PW(E)}$ t_{S} t_{H}	V _{LH} = 3.0 V V _{LL} = 0.3 V	2.0 -1 -4	1.65 1.60 -0.5 -2 6 1.0 1.2	0.8 20 20	V V μA μA ns ns ns
DIGITAL OUTPUTS Logic "1" Voltage Logic "0" Voltage	V _{OH} V _{OL}	$I_{OH} = -3.2 \text{ mA}$ $I_{OL} = 3.2 \text{ mA}$	2.6	3.5 0.2	0.3	V V
DYNAMIC PERFORMANCE Propagation Delay Propagation Delay Differential Propagation Delay (Rising Propagation Delay vs. Falling Propagation Delay) Rise Time Fall Time Dispersion	t_P t_P Δt_P	200 mV Step with 100 mV Overdrive $-40^{\circ}C \le T_A \le +85^{\circ}C$ 100 mV Step with 5 mV Overdrive 100 mV Step with 100 mV Overdrive ¹ 20% to 80% 80% to 20%		6.5 8 7 0.5 3.8 1.5 1	9.8 13 2	ns ns ns ns ns ns ns
POWER SUPPLY Power Supply Rejection Ratio Supply Current Positive Supply Current Ground Supply Current Negative Supply Current	PSRR I+ I _{GND} I–	$\begin{array}{l} \pm 4.5 \ V \leq V_{CC} \ and \ V_{EE} \leq \pm 5.5 \ V \\ V_{O} = 0 \ V, \ R_{L} = \infty \\ \\ -40^{\circ}C \leq T_{A} \leq +85^{\circ}C \\ V_{O} = 0 \ V, \ R_{L} = \infty \\ \\ -40^{\circ}C \leq T_{A} \leq +85^{\circ}C \\ \\ -40^{\circ}C \leq T_{A} \leq +85^{\circ}C \end{array}$	55	70 4.7 2.2 2.4	6.5 7.5 3.3 3.8 4.5 5.5	dB mA mA mA mA mA mA

NOTES

REV.0

¹ Guaranteed by design.

Specifications subject to change without notice.

AD8561—SPECIFICATIONS

ELECTRICAL SPECIFICATIONS (@ $V_{+} = +3.0 V$, $V_{-} = V_{GND} = 0 V$, $T_{A} = +25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS Offset Voltage Input Bias Current Input Common-Mode Voltage Range Common-Mode Rejection Ratio	V _{OS} I _B I _B V _{CM} CMRR	$V_{CM} = 0 V$ -40°C ≤ T _A ≤ +85°C 0.1 V ≤ V _{CM} ≤ 1.5 V	-6 -7 0 60	-3.0 -4	7 +1.5	mV μA μA V dB
OUTPUT CHARACTERISTICS Output High Voltage Output Low Voltage	V _{OH} V _{OL}	I_{OH} = -3.2 mA, V_{IN} > 250 mV I_{OL} = +3.2 mA, V_{IN} > 250 mV	1.2^{1}		0.3	V V
POWER SUPPLY Power Supply Rejection Ratio Supply Currents	PSRR	+2.7 V \leq V _{CC} , V _{EE} \leq +6 V V ₀ = 0 V, R _L = ∞		40		dB
V+ Supply Current Ground Supply Current V– Supply Current	I+ I _{gnd} I–	$-40^{\circ}C \le T_A \le +85^{\circ}C$ $-40^{\circ}C \le T_A \le +85^{\circ}C$ $40^{\circ}C \le T_A \le +85^{\circ}C$		4.0 1.6 2.4	4.5 5.5 2.5 3.0 3.3	mA mA mA mA
DYNAMIC PERFORMANCE Propagation Delay	t _P	$-40^{\circ} \text{ C} \le 1_{\text{A}} \le +85^{\circ} \text{ C}$ 100 mV Step with 20 mV Overdrive ²		8.5	9.8	ns

NOTES

¹Output high voltage without pull-up resistor. It may be useful to have a pull-up resistor to V+ for 3 V operation.

²Guaranteed by design.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Total Analog Supply Voltage
Digital Supply Voltage+14 V
Analog Positive Supply–Digital Positive Supply –600 mV
Input Voltage ¹
Differential Input Voltage ±8 V
Output Short-Circuit Duration to GND Indefinite
Storage Temperature Range
N, R, RU Package $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Operating Temperature Range
Junction Temperature Range
N, R, RU Package
Lead Temperature Range (Soldering, 10 sec)+300°C

Package Type	θ_{JA}^2	θ _{JC}	Units
8-Lead Plastic DIP (N)	103	43	°C/W
8-Lead SO (R)	158	43	°C/W
8-Lead TSSOP	240	43	°C/W

NOTES

¹The analog input voltage is equal to ± 7 V or the analog supply voltage, whichever is less.

 $^2\theta_{JA}$ is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for P-DIP and θ_{IA} is specified for device soldered in circuit board for SOIC and TSSOP packages.

Temperature Package Package Model Range Description Options -40°C to +85°C AD8561AN 8-Lead Plastic DIP N-8 AD8561ARU -40° C to $+85^{\circ}$ C 8-Lead Thin Shrink Small Outline RU-8 AD8561AR -40°C to +85°C 8-Lead Small Outline IC SO-8

ORDERING GUIDE

CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8561 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

