# 2M x 32 SDRAM

# 86 TSOP-II with Pb-Free

(RoHS compliant)

Revision 1.2

April 2006

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

<sup>\*</sup> Samsung Electronics reserves the right to change products or specification without notice.

K4S643232H SDRAM

# **Revision History**

Revision	Month	Year	History
0.0	October	2003	- Preliminary spec First release.
0.1	November	2003	- Final spec release.
1.1	August	2004	- Corrected typo.
1.2	April	2006	- Applied now format and corrected typo.

K4S643232H SDRAM

### **512K x 32Bit x 4 Banks**

#### **FEATURES**

- · JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- · MRS cycle with address key programs
  - -. CAS latency (2 & 3)
  - -. Burst length (1, 2, 4, 8 & Full page)
  - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- · Burst read single-bit write operation
- DQM (x4,x8) & L(U)DQM (x16) for masking
- · Auto & self refresh
- · 15.6us refresh duty cycle
- Pb-free Package
- RoHS compliant

### **GENERAL DESCRIPTION**

The K4S643232H is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


### **Ordering Information**

Part No.	Orgainization	Max Freq.	Interface	Package
K4S643232H-UC/L70		143MHz	LVTTL	86pin TSOP(II)
K4S643232H-UC/L60	2Mbv32	166MHz	LVTTL	86pin TSOP(II)
K4S643232H-UC/L55	- 2Mbx32	183MHz	LVTTL	86pin TSOP(II)
K4S643232H-UC/L50		200MHz	LVTTL	86pin TSOP(II)

Organization	Row Address	Column Address
2Mx32	A0~A10	A0-A7


**Row & Column address configuration** 

# **Package Physical Dimension**



**86Pin TSOP Package Dimension** 

# **FUNCTIONAL BLOCK DIAGRAM**



# **PIN CONFIGURATION** (Top view)

				1	
VDD	1	0	86	H	Vss
DQ0			85		DQ15
VDDQ					Vssq
DQ1					DQ14
DQ2			82		
Vssq			81	Б	VDDQ
DQ3			80		
DQ4					DQ11
VDDQ					Vssq
DQ5		)			DQ10
DQ6	<b>1</b> 1		76	Ь	DQ9
Vssq		2			VDDQ
DQ7	<b>1</b> 3	3	74	Ь	DQ8
N.C		1	73	þ	N.C
VDD		5	72	þ	Vss
DQM0		3	71	þ	
WE	<b>1</b> 7		70		
CAS			69	þ	N.C
RAS	<b>1</b> 9		68	þ	CLK
CS	20		67	þ	CKE
N.C			66	Þ	A9
BA0					A8
BA1			64		
A10/AP			63	P	A6
A0			62		
A1				þ	
A2					A3
DQM2					DQM3
VDD			58		
N.C					N.C
DQ16				E	DQ31
Vssq			55		
DQ17					DQ30
DQ18	<b>3</b> 4				DQ29
VDDQ			52		
DQ19 DQ20				2	
			50		DQ27
Vssq DQ21			49 48		VDDQ DQ26
DQ21	40		48 47	Ľ	DQ25
VDDQ	<b>4</b> 0		46	F	VssQ
DQ23	42		46		DQ24
VDD			44		Vss
<b>V</b> DD	Ľ		77	ſ	<b>V</b> 00

86Pin TSOP (II) (400mil x 875mil) (0.5 mm Pin pitch) K4S643232H SDRAM

# **PIN FUNCTION DESCRIPTION**

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM.
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle.  CKE should be enabled at least one cycle prior to new command.  Disables input buffers for power down mode.
A0 ~ A10	Address	Row/column addresses are multiplexed on the same pins. Row address: RA0 ~ RA10, Column address: CA0 ~ CA7
BA0,1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM0 ~ 3	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 31	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/Vssq	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
NC	No Connection	This pin is recommended to be left No connection on the device.

### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	VIH	2.0	3.0	VDDQ+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	lu	-10	-	10	uA	3

**Notes :** 1. VIH (max) = 5.6V AC.The overshoot voltage duration is  $\leq 3$ ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is  $\leq$  3ns.
- 3. Any input  $0V \le VIN \le VDDQ$ ,

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

# $\textbf{CAPACITANCE} \quad \text{(VDD = 3.3V, TA = 23°C, f = 1MHz, VREF = 1.4V <math>\pm 200 \text{ mV}\text{)}}$

Pin	Symbol	Min	Max	Unit
Clock	Cclk	-	4	pF
RAS, CAS, WE, CS, CKE, DQM	CIN	-	4.5	pF
Address	Cadd	-	4.5	pF
DQ0 ~ DQ31	Соит	-	6.5	pF

### **DC CHARACTERISTICS**

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C, VIH(min)/VIL(max)=2.0V/0.8V)

Parameter	Symbol	bol Test Condition			Spe	eed		Unit	Note
Farameter	Syllibol	rest Condition	Latency	-50	-55	-60	-70	o iii	Note
Operating Current	1001	Burst Length =1	3	140	140	130	130	A	2
(One Bank Active)	ICC1	$tRC \ge tRC(min), tCC \ge tCC(min), lo = 0mA$	2		11	10		mA	2
Precharge Standby Current	ICC2P	CKE ≤ VIL(max), tCC = 15ns			2	2		mA	
in power-down mode	ICC2PS	CKE & CLK ≤ VIL(max), tCC = ∞			2	2		IIIA	
Precharge Standby Current	ICC2N	$\label{eq:cke} \begin{split} \text{CKE} \geq \text{VIH(min)}, \ \overline{\text{CS}} \geq \text{VIH(min)}, \ \text{tCC} = \\ \text{Input signals are changed one time duri} \end{split}$			1	2		mA	
in non power-down mode	ICC2NS	$CKE \ge VIH(min)$ , $CLK \le VIL(max)$ , $tCC = Input signals are stable$	7				IIIA		
Active Standby Current	ICC3P	CKE ≤ VIL(max), tCC = 15ns	4				mA		
in power-down mode	ICC3PS	CKE ≤ VIL(max), tCC = ∞	4				IIIA		
Active Standby Current in non power-down mode	ICC3N	CKE ≥ VIH(min), CS ≥ VIH(min), tCC = Input signals are changed one time duri	40				mA		
(One Bank Active)	ICC3NS	$CKE \ge VIH(min)$ , $CLK \le VIL(max)$ , $tCC = Input signals are stable$	= ∞		35			IIIA	
Operating Current	ICC4	lo = 0 mA, Page Burst	3	170	160	150	140	mA	2
(Burst Mode)	1004	All bank Activated, tCCD = tCCD(min)	ank Activated, tCCD = tCCD(min) 2 120		120			1117	2
Refresh Current	ICC5	$tRC \ge tRC(min)$	3	150	150	140	120	mA	3
Toncon Ounent				120				3	
Self Refresh Current	ICC6	CKE ≤ 0.2V		2				mA	4
Con Refresh Ourient	1000	O.C 0.2 v		450			uA	5	


Notes: 1. Unless otherwise notes, Input level is CMOS(VIH/VIL=VDDQ/VSSQ) in LVTTL.

- 2. Measured with outputs open.
- 3. Refresh period is 64ms.
- 4. K4S643232H-UC
- 5. K4S643232H-UL

K4S643232H SDRAM

# AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$ , TA = 0 to $70^{\circ}$ C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

### **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Down of an	O l		1114	Nata				
Parameter		Symbol	50	55	60	70	Unit	Note
Row active to row active	delay	tRRD(min)			2		CLK	1
RAS to CAS delay		tRCD(min)	3	3	3	3	CLK	1
Row precharge time		tRP(min)	3	3	3	3	CLK	1
Dow active time		tRAS(min)	8	7	7	7	CLK	1
Row active time		tRAS(max)		us				
Row cycle time		tRC(min)	11	10	10	10	CLK	1
Last data in to row precha	arge	tRDL(min)		CLK	2			
Last data in to new col.ad	ddress delay	tCDL(min)		CLK	2			
Last data in to burst stop		tBDL(min)		CLK	2			
Col. address to col. addre	ess delay	tCCD(min)		CLK	3			
Mode Register Set cycle time		tMRS(min)		CLK				
Number of valid	CAS La	tency=3				4		
output data	CAS La	tency=2			1		ea	4

- **Note:** 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. Refer to the following ns-unit based AC table.
  - 2. Minimum delay is required to complete write.
  - 3. All parts allow every cycle column address change.
  - 4. In case of row precharge interrupt, auto precharge and read burst stop.

# AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	-4	50	-6	55	-6	60	-7	70	Unit	Note
Paraili	leter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Ullit	Note
CLK cycle time	CAS Latency=3	tcc	5	1000	5.5	1000	6	1000	7	1000	ns	1
OLK Cycle time	CAS Latency=2	icc	10	1000	10	1000	10	1000	10	1000	115	'
CLK to valid	CAS Latency=3	tsac	-	4.5	-	5.0	-	5.5	-	5.5	ns	1, 2
output delay	CAS Latency=2	ISAC	-	6	-	6	-	6	-	6	115	1, 2
Output data hold time	e	tон	2	-	2	-	2	-	2	-	ns	2
CLK high pulse	CAS Latency=3	tсн	2	-	2	-	2.5	-	3	-	ns	3
width	CAS Latency=2	ich	3	-	3	-	3	-	3	-	113	3
CLK low	CAS Latency=3	tcL	2	-	2	-	2.5	-	3	-	20	3
pulse width	CAS Latency=2	ICL	3	-	3	-	3	-	3	-	ns	3
Innut catus time	CAS Latency=3	tss	1.5	-	1.5	-	1.5	-	1.75	-	20	3
Input setup time	CAS Latency=2	เธธ	2.5	-	2.5	-	2.5	-	2.5	-	ns	3
Input hold time		tsн	1	-	1	-	1	-	1	-	ns	3
CLK to output in Low-Z		tslz	1	-	1	-	1	-	1	-	ns	2
CLK to output	CAS latency=3	tshz	-	4.5	-	5.0	-	5.5	-	5.5	nc	
in Hi-Z	CAS latency=2	ISHZ	-	6	-	6	-	6	-	6	ns	-

Note: 1. Parameters depend on programmed CAS latency.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

<sup>2.</sup> If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

<sup>3.</sup> Assumed input rise and fall time (tr & tf)=1ns.

#### SIMPLIFIED TRUTH TABLE

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

С	ommand		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	<b>BA</b> 0,1	A10/AP	, <b>A</b> 9 ~ <b>A</b> 0	Note
Register	Mode regist	er set	Н	Х	L	L	L	L	Х		OP cod	е	1,2
	Auto refresh	1	Н	Н		L	L	Н	Х		Х		3
Refresh	0.16	Entry	П	L	L	_	_	П	^		^		3
Reliesii	Self refresh	Exit	L	Н	L	Н	Н	Н	Х		Х		3
	1000	LAIL	L	11	Н	Х	Х	Х	^		X		3
Bank active & row	addr.		Н	Х	L	L	Н	Н	Х	V	Row a	address	
Read &				Х	L	Н	L	Н	Х	V	L	Column address	4
column address	Olumn address Auto precharge enable			^	_		_	П	^	v	Н	(A <sub>0</sub> ~ A <sub>7</sub> )	4,5
Write &	Write & Auto precharge disable		Н	Х	L	Н	L	L	Х	V	L	Column address	4
column address	Auto precha	rge enable	П	^	_		_	_	^	V	Н	(A <sub>0</sub> ~ A <sub>7</sub> )	4,5
Burst Stop	•		Н	Х	L	Н	Н	L	Х		Х		6
Drochorgo	Bank select	ion	Н	Х		L	Н	L	Х	V	L	х	
Precharge	All banks		П	^	L	L		_	^	Х	Н	^	
		Entry	Н	L	Н	Х	Х	Х	Х				
Clock suspend or active power dowr	1	Entry	П	_	L	V	V	V	^		X		
delive power down		Exit	L	Н	Х	Х	Х	Х	Х				
		Fata.	Н		Н	Х	Х	Х	Х				
Dracherge newer	da	Entry	П	L	L	Н	Н	Н	^		V		
Precharge power	down mode	F:4		Н	Н	Х	Х	Х	Х		Χ		
		Exit	L	Н	L	V	V	V	^				
DQM			Н			Х		1	V		Х		7
No approfice	m a n d			V	Н	Х	Х	Х					
No operation com	mand		Н	Х	L	Н	Н	Н	X		Х		

Notes: 1. OP Code: Operand code

Ao ~ A10 & BAo ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA<sub>0</sub> ~ BA<sub>1</sub> : Bank select addresses.

If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If both BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.

If both BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.

If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A<sub>10</sub>/AP is "High" at row precharge, BA<sub>0</sub> and BA<sub>1</sub> is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

### MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA <sub>0</sub> ~ BA <sub>1</sub>	A <sub>10</sub> /AP	<b>A</b> 9	<b>A</b> 8	A7	A6	<b>A</b> 5	A4	Аз	A <sub>2</sub>	<b>A</b> 1	A <sub>0</sub>
Function	RFU	RFU	W.B.L	Т	М		AS Laten	су	BT	Ві	urst Lengt	h

	To	est Mode		CAS	Laten	су	Bu	rst Type			Bu	rst Length	
<b>A</b> 8	<b>A</b> 7	Туре	A <sub>6</sub>	<b>A</b> 5	A4	Latency	Аз	Type	A <sub>2</sub>	A1	A <sub>0</sub>	BT = 0	BT = 1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	Reserved	1	Interleave	0	0	1	2	2
1	0 Reserved		0	1	0	2			0	1	0	4	4
1	1	Reserved	0	1	1	3			0	1	1	8	8
	Write	Burst Length	1	0	0	Reserved			1	0	0	Reserved	Reserved
<b>A</b> 9	Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1	Single Bit		1	1	1	Reserved			1	1	1	Full Page	Reserved

Full Page Length: x32 (256)

### **POWER UP SEQUENCE**

SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

- 1. Apply power and start clock. Must maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

Note: 1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

2. RFU (Reserved for future use) should stay "0" during MRS cycle.

# **BURST SEQUENCE (BURST LENGTH = 4)**

Initial A	Address		Secu	ential			Inter	<b>63</b> V <b>6</b>			
A1	A <sub>0</sub>		Oequ	Cittai		Interleave					
0	0	0	1	2	3	0	1	2	3		
0	1	1	2	3	0	1	0	3	2		
1	0	2	3	0	1	2	3	0	1		
1	1	3	0	1	2	3	2	1	0		

# **BURST SEQUENCE (BURST LENGTH = 8)**

Ini	tial Addre	ess		Sequential								Interleave							
A2	A1	A <sub>0</sub>		Sequential									meneave						
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6	
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5	
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4	
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2	
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1	
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0	

#### **DEVICE OPERATIONS**

#### CLOCK (CLK)

The clock input is used as the reference for all SDRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between VIL and VIH. During operation with CKE high all inputs are assumed to be in a valid state (low or high) for the duration of set-up and hold time around positive edge of the clock in order to function well Q perform and Icc specifications.

### **CLOCK ENABLE (CKE)**

The clock enable(CKE) gates the clock onto SDRAM. If CKE goes low synchronously with clock (set-up and hold time are thesame as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. All other inputs are ignored from the next clock cycle after CKE goes low. When all banks are in the idle state and CKE goes low synchronously with clock, the SDRAM enters the power down mode from the next clock cycle. The SDRAM remains in the power down mode ignoring the other inputs as long as CKE remains low. The power down exit is synchronous as the internal clock is suspended. When CKE goes high at least "1CLK + tss" before the high going edge of the clock, then the SDRAM becomes active from the same clock edge accepting all the input commands.

#### BANK ADDRESSES (BA0 ~ BA1)

This SDRAM is organized as four independent banks of 524,288 words x 32 bits memory arrays. The BA0  $\sim$  BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0  $\sim$  BA1 are latched at bank active, read, write, mode register set and precharge operations.

#### ADDRESS INPUTS (A0 ~ A10)

The 19 address bits are required to decode the 524,288 word locations are multiplexed into 11 address input pins (A0  $\sim$  A10). The 11 bit row addresses are latched along with  $\overline{RAS}$  and BA0  $\sim$  BA1 during bank activate command. The 8 bit column addresses are latched along with  $\overline{CAS}$ ,  $\overline{WE}$  and BA0  $\sim$  BA1 during read or write command.

#### NOP and DEVICE DESELECT

When RAS, CAS and WE are high, the SDRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate, burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting CS high. CS high disables the command decoder so that RAS, CAS, WE and all the address inputs are ignored.

#### **POWER-UP**

SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

- 1. Apply power and start clock. Must maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
- Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for both banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- Issue a mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

# **DEVICE OPERATIONS (Continued)**

### **MODE REGISTER SET (MRS)**

The mode register stores the data for controlling the various operating modes of SDRAM. It programs the CAS latency, burst type, burst length, test mode and various vendor specific options to make SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by asserting low on  $\overline{CS}$ , RAS, CAS and WE (The SDRAM should be in active mode with CKE already high prior to writing the mode register). The state of address pins A<sub>0</sub> ~ A<sub>10</sub> and BA<sub>0</sub> ~ BA<sub>1</sub> in the same cycle as  $\overline{CS}$ , RAS, CAS and WE going low is the data written in the mode register. Two clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on the fields of functions. The burst length field uses A0 ~ A2, burst type uses A3, CAS latency (read latency from column address) use A4 ~ A6, vendor specific options or test mode use A7 ~ A8, A10/AP and BA<sub>0</sub> ~ BA<sub>1</sub>. The write burst length is programmed using A<sub>9</sub>. A7 ~ A8, A10/AP and BA0 ~ BA1 must be set to low for normal SDRAM operation. Refer to the table for specific codes for various burst length, burst type and CAS latencies.

#### BANK ACTIVATE

The bank activate command is used to select a random row in an idle bank. By asserting low on  $\overline{RAS}$  and  $\overline{CS}$  with desired row and bank address, a row access is initiated. The read or write operation can occur after a time delay of tRCD(min) from the time of bank activation. tRCD is an internal timing parameter of SDRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing tRCD(min) with cycle time of the clock and then rounding off the result to the next higher integer. The SDRAM has four internal banks in the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of four banks simultaneously. Also the noise generated during sensing of each bank of SDRAM is high, requiring some time for power supplies to recover before another bank can be sensed reliably. trrd(min) specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to trod specification. The minimum time required for the bank to be

active to initiate sensing and restoring the complete row of dynamic cells is determined by tras(min). Every SDRAM bank activate command must satisfy tras(min) specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by tras(max). The number of cycles for both tras(min) and tras(max) can be calculated similar to trace specification.

#### **BURST READ**

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on  $\overline{\text{CS}}$  and  $\overline{\text{CAS}}$ with WE being high on the positive edge of the clock. The bank must be active for at least tRCD(min) before the burst read command is issued. The first output appears in CAS latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed. The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output goes into high-impedance at the end of the burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid at every page burst length.

#### **BURST WRITE**

The burst write command is similar to burst read command and is used to write data into the SDRAM on consecutive clock cycles in adjacent addresses depending on burst length and burst sequence. By asserting low on  $\overline{CS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing can be completed yet. The writing can be completed by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length. The write burst can also be terminated by using DQM for blocking data and procreating the bank trdl after the last data input to be written into the active row. See DQM OPERATION also.

# **DEVICE OPERATIONS (Continued)**

#### DQM OPERATION

The DQM is used to mask input and output operations. It works similar to  $\overline{\text{OE}}$  during read operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock. The DQM signal is important during burst interruptions of write with read or precharge in the SDRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is not required. Please refer to DQM timing diagram also.

#### **PRECHARGE**

The precharge operation is performed on an active bank by asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{WE}}$  and A<sub>10</sub>/AP with valid BA<sub>0</sub> ~ BA<sub>1</sub> of the bank to be precharged. The precharge command can be asserted anytime after tras(min) is satisfied from the bank active command in the desired bank. trp is defined as the minimum number of clock cycles required to complete row precharge is calculated by dividing trp with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by tras(max). Therefore, each bank activate command. At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to Power down, Auto refresh, Self refresh and Mode register set etc. is possible only when all banks are in idle state.

### **AUTO PRECHARGE**

The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy transfer (min) and "trp" for the programmed burst length and  $\overline{\text{CAS}}$  latency. The auto precharge command is issued at the same time as burst read or burst write by asserting high on A10/AP. If burst read or burst write by asserting high on A10/AP, the bank is left active until a new command is asserted. Once auto precahrge command is given, no new commands are possible to that particular bank until the bank achieves idle state.

### **BOTH BANKS PRECHARGE**

Both banks can be precharged at the same time by using Precharge all command. Asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ , and  $\overline{\text{WE}}$  with high on A<sub>10</sub>/AP after all banks have satisfied trans(min) requirement, performs precharge on all banks. At the end of transfer performing precharge to all the banks, both banks are in idle state.

#### **AUTO REFRESH**

The storage cells of SDRAM need to be refreshed every 64ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on  $\overline{CS}$ , RAS and CAS with high on CKE and WE. The auto refresh command can only be asserted with both banks being in idle state and the device is not in power down mode (CKE is high in the previous cycle). The time required to complete the auto refresh operation is specified by tRFC(min). The minimum number of clock cycles required can be calculated by driving tRFC with clock cycle time and them rounding up to the next higher integer. The auto refresh command must be followed by NOP's until the auto refresh operation is completed. All banks will be in the idle state at the end of auto refresh operation. The auto refresh is the preferred refresh mode when the SDRAM is being used for normal data transactions. The auto refresh cycle can be performed once in 15.6us or a burst of 4096 auto refresh cycles once in 64ms.

#### SELF REFRESH


The self refresh is another refresh mode available in the SDRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SDRAM. In self refresh mode, the SDRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing are internally generated to reduce power consumption.

The self refresh mode is entered from all banks idle state by asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and CKE with high on  $\overline{\text{WE}}$ . Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including the clock are ignored in order to remain in the self refresh mode.


The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of tRFC before the SDRAM reaches idle state to begin normal operation. If the system uses burst auto refresh during normal operation, it is recommended to use burst 4096 auto refresh cycles immediately after exiting in self refresh mode.

### **BASIC FEATURE AND FUNCTION DESCRIPTIONS**

### 1. CLOCK Suspend




# 2. DQM Operation



\*Note: 1. CKE to CLK disable/enable = 1CLK.

- 2. DQM makes data out Hi-Z after 2CLKs which should masked by CKE " L"
- 3. DQM masks both data-in and data-out.

# 3. CAS Interrupt (I)




\*Note: 1. By "Interrupt", It is meant to stop burst read/write by external command before the end of burst.

By "CAS Interrupt", to stop burst read/write by CAS access; read and write.


- 2. tccb: CAS to CAS delay. (=1CLK)
- 3. tcpl: Last data in to new column address delay. (=1CLK)

# 4. CAS Interrupt (II): Read Interrupted by Write & DQM



\*Note: 1. To prevent bus contention, there should be at least one gap between data in and data out.


#### 5. Write Interrupted by Precharge & DQM




\*Note: 1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.

- 2. To inhibit invalid write, DQM should be issued.
- 3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt but only another bank precharge of four banks operation.
- 4. For -55/60/70/80/10, tRDL=1CLK product can be supported within restricted amounts and it will be distinguished by bucket code "NV" . From the next generation, tRDL will be only 2CLK for every clock frequency.

#### 6. Precharge



### 7. Auto Precharge




\*Note: 1. trdl: Last data in to row precharge delay


- 2. Number of valid output data after row precharge: 1, 2 for CAS Latency = 2, 3 respectively.
- 3. The row active command of the precharge bank can be issued after tRP from this point. The new read/write command of other activated bank can be issued from this point. At burst read/write with auto precharge, CAS interrupt of the same/another bank is illegal.
- 4. For -55/60/70/80/10, tRDL=1CLK product can be supported within restricted amounts and it will be distinguished by bucket code "NV" . From the next generation, tRDL will be only 2CLK for every clock frequency



# 8. Burst Stop & Interrupted by Precharge




### 9. MRS




\*Note: 1. tRDL: 1 CLK

- 2.  $\mbox{tBDL}$ : 1 CLK; Last data in to burst stop delay.
  - Read or write burst stop command is valid at every burst length.
- 3. Number of valid output data after row precharge or burst stop: 1, 2 for CAS latency= 2, 3 respectiviely.
- 4. PRE: All banks precharge if necessary.
  - MRS can be issued only at all banks precharge state.
- 5. For -55/60/70/80/10, tRDL=1CLK product can be supported within restricted amounts and it will be distinguished by bucket code "NV"
- . From the next generation, tRDL will be only 2CLK for every clock frequency

# 10. Clock Suspend Exit & Power Down Exit



#### 11. Auto Refresh & Self Refresh



- \*Note: 1. Active power down: one or more banks active state.
  - 2. Precharge power down : all banks precharge state.
  - 3. The auto refresh is the same as CBR refresh of conventional DRAM.
    - No precharge commands are required after auto refresh command.
    - During trace from auto refresh command, any other command can not be accepted.
  - 4. Before executing auto/self refresh command, all banks must be idle state.
  - 5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
  - 6. During self refresh mode, refresh interval and refresh operation are perfomed internally.

After self refresh entry, self refresh mode is kept while CKE is low.

During self refresh mode, all inputs expect CKE will be don't cared, and outputs will be in Hi-Z state.

For the time interval of tRFC from self refresh exit command, any other command can not be accepted.

Before/After self refresh mode, burst auto refresh cycle (4096 cycles) is recommended.

# 12. About Burst Type Control

Basic	Sequential Counting	At MRS A <sub>3</sub> = "0". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=1, 2, 4, 8 and full page.
MODE	Interleave Counting	At MRS A <sub>3</sub> = "1". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=4, 8. At BL=1, 2 Interleave Counting = Sequential Counting
Random MODE	Random column Access tccp = 1 CLK	Every cycle Read/Write Command with random column address can realize Random Column Access. That is similar to Extended Data Out (EDO) Operation of conventional DRAM.

# 13. About Burst Length Control

	1	At MRS A <sub>2,1,0</sub> = "000". At auto precharge, tras should not be violated.
Basic	2	At MRS A <sub>2,1,0</sub> = "001". At auto precharge, tras should not be violated.
MODE	4	At MRS A <sub>2,1,0</sub> = "010".
	8	At MRS A <sub>2,1,0</sub> = "011".
	Full Page	At MRS A <sub>2,1,0</sub> = "111".  Wrap around mode(Infinite burst length) should be stopped by burst stop  Ras interrupt or CAS interrupt
Special MODE	BRSW	At MRS A <sub>9</sub> = "1".  Read burst =1, 2, 4, 8, full page write Burst =1  At auto precharge of write, tras should not be violated.
Random MODE	Burst Stop	tbdl= 1, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively Using burst stop command, any burst length control is possible.
Interrupt MODE	RAS Interrupt (Interrupted by Precharge)	Before the end of burst, Row precharge command of the same bank stops read/write burst with Row precharge.  trdl= 2 with DQM, valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively.  During read/write burst with auto precharge, RAS interrupt can not be issued.
	CAS Interrupt	Before the end of burst, new read/write stops read/write burst and starts new read/write burst.  During read/write burst with auto precharge, CAS interrupt can not be issued.

# **FUNCTION TRUTH TABLE (TABLE 1)**

Current State	CS	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	Н	Х	Х	X	X	X	NOP	
	L	Н	Н	Н	X	X	NOP	
	L	Н	Н	L	X	X	ILLEGAL	2
IDLE	L	Н	L	X	ВА	CA, A <sub>10</sub> /AP	ILLEGAL	2
IDEL	L	L	Н	Н	ВА	RA	Row (& Bank) Active ; Latch RA	
	L	L	Η	L	BA	A <sub>10</sub> /AP	NOP	4
	L	L	L	Н	Х	X	Auto Refresh or Self Refresh	5
	L	L	L	L	OP code	OP code	Mode Register Access	5
	Н	Х	Х	Х	Х	Х	NOP	
	L	Н	Н	Н	Х	Х	NOP	
	L	Н	Н	L	Х	Х	ILLEGAL	2
Row	L	Н	L	Н	BA	CA, A10/AP	Begin Read ; latch CA ; determine AP	
Active	L	Н	L	L	BA	CA, A10/AP	Begin Write ; latch CA ; determine AP	
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	Precharge	
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	X	X	X	X	X	NOP (Continue Burst to End> Row Active)	
	L	Н	Н	Н	X	X	NOP (Continue Burst to End> Row Active)	
	L	Н	Н	L	X	X	Term burst> Row active	
	L	Н	L	Н	BA	CA, A <sub>10</sub> /AP	Term burst, New Read, Determine AP	
Read	L	Н	L	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A <sub>10</sub> /AP	Term burst, Precharge timing for Reads	
	L	L	L	X	X	X	ILLEGAL	
	Н	X	X	X	X	X	NOP (Continue Burst to End> Row Active)	
	L	Н	H	Н	X	X	NOP (Continue Burst to End> Row Active)	
	L	Н	Н	L	X	X	Term burst> Row active	
			L	Н	BA	CA, A <sub>10</sub> /AP		3
Write	L	H					Term burst, New read, Determine AP	
	L	H	L	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
	L	L	H	H	BA	RA A · · · (A D	ILLEGAL	2
	L	L	H	L	BA	A10/AP	Term burst, precharge timing for Writes	3
	L	L	L	X	X	X	ILLEGAL NOR (2) I'M P. 14 F. 14 P. 1	
	Н .	X	X	X	X	X	NOP (Continue Burst to End> Precharge)	
Read with	L	H	Н	H .	X	X	NOP (Continue Burst to End> Precharge)	
Auto	L	H	H	L	X	X(A.D.	ILLEGAL	
recharge	L	H	L	X	BA	CA, A10/AP	ILLEGAL	
	L	L	Н .	X	BA	RA, RA <sub>10</sub>	ILLEGAL	2
	L	L	L	X	X	X	ILLEGAL	
	H	X	X	X	Х	X	NOP (Continue Burst to End> Precharge)	
Vrite with	L	Н	Н	Н	Х	X	NOP (Continue Burst to End> Precharge)	
Auto	L .	Н	H	L	X	X	ILLEGAL	
recharge	L .	H	L	X	BA	CA, A10/AP	ILLEGAL	
-	L	L	Н	X	BA	RA, RA <sub>10</sub>	ILLEGAL	2
	L	L	L	Х	X	X	ILLEGAL	
	Н	Х	Х	Х	Х	Х	NOP> Idle after trp	
	L	Н	Н	Н	Х	Х	NOP> Idle after trp	
Pre-	L	Н	Н	L	Х	X	ILLEGAL	2
charging	L	Н	L	X	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A <sub>10</sub> /AP	NOP> Idle after tRPL	4

# **FUNCTION TRUTH TABLE (TABLE 1)**

Current State	CS	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	X	Χ	X	NOP> Row Active after tRCD	
	L	Н	Н	Н	Χ	X	NOP> Row Active after tRCD	
Row	L	Н	Н	L	Χ	X	ILLEGAL	2
Activating	L	Н	L	X	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	ILLEGAL	2
	L	L	L	X	Χ	X	ILLEGAL	
	Н	Х	X	X	Χ	X	NOP> Idle after trec	
	L	Н	Н	X	Χ	X	NOP> Idle after trec	
Refreshing	L	Н	L	X	Χ	X	ILLEGAL	
	L	L	Н	X	Χ	X	ILLEGAL	
	L	L	L	X	Χ	X	ILLEGAL	
	Н	Х	X	X	Χ	X	NOP> Idle after 2 clocks	
Mode	L	Н	Н	Н	Χ	X	NOP> Idle after 2 clocks	
Register	L	Н	Н	L	Х	Х	ILLEGAL	
Accessing	L	Н	L	Х	X	X	ILLEGAL	
	L	L	Х	X	Х	X	ILLEGAL	

Abbreviations: RA = Row Address BA = Bank Address

NOP = No Operation Command CA = Column Address AP = Auto Precharge

\*Note: 1. All entries assume the CKE was active (High) during the precharge clook and the current clock cycle.

- 2. Illegal to bank in specified state; Function may be legal in the bank indicated by BA, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA (and A<sub>10</sub>/AP).
- 5. Illegal if any bank is not idle.

# **FUNCTION TRUTH TABLE (TABLE 2)**

Current State	CKE (n-1)	CKE n	CS	RAS	CAS	WE	ADDR	ACTION	Note
	Н	Х	Х	Х	Х	Х	X	INVALID	
	L	Н	Н	Х	Х	Х	X	Exit Self Refresh> Idle after trec (ABI)	6
Self	L	Н	L	Н	Н	Н	X	Exit Self Refresh> Idle after trec (ABI)	6
Refresh	L	Н	L	Н	Н	L	X	ILLEGAL	
	L	Н	L	Н	L	Х	X	ILLEGAL	
	L	Н	L	L	Х	Х	X	ILLEGAL	
	L	L	X	Х	X	X	X	NOP (Maintain Self Refresh)	
	Н	Х	Х	Х	Х	Х	X	INVALID	
All	L	Н	Н	Х	Х	Х	X	Exit Power Down> ABI	
Banks	L	Н	L	Н	Н	Н	X	Exit Power Down> ABI	7
Precharge	L	Н	L	Н	Н	L	X	ILLEGAL	7
Power Down	L	Н	L	Н	L	Х	X	ILLEGAL	
DOWN	L	Н	L	L	Х	Х	X	ILLEGAL	
	L	L	X	Х	X	X	X	NOP (Maintain Low Power Mode)	
	Н	Н	X	Х	X	X	X	Refer to Table 1	
	Н	L	Н	Х	X	X	X	Enter Power Down	
	Н	L	L	Н	Н	Н	X	Enter Power Down	8
	Н	L	L	Н	Н	L	X	ILLEGAL	8
All Banks	Н	L	L	Н	L	X	X	ILLEGAL	
Idle	Н	L	L	L	Н	Н	RA	Row (& Bank) Active	
	Н	L	L	L	L	Н	X	Enter Self Refresh	8
	Н	L	L	L	L	L	OP Code	Mode Register Access	
	L	L	Х	Х	Х	Х	X	NOP	
Any State	Н	Н	Х	Х	Х	Х	X	Refer to Operations in Table 1	
other than	Н	L	Х	Х	Х	Х	X	Begin Clock Suspend next cycle	9
Listed	L	Н	X	Х	Х	X	X	Exit Clock Suspend next cycle	9
above	L	L	Х	Х	Х	Х	Х	Maintain Clcok Suspend	

Abbreviations: ABI = All Banks Idle, RA = Row Address

\*Note: 6. CKE low to high transition is asynchronous.

- 7. CKE low to high transition is asynchronous if restarts internal clock.
  - A minimum setup time 1CLK + tss must be satisfied before any command other than exit.
- 8. Power down and self refresh can be entered only from the both banks idle state.
- 9. Must be a legal command.

# Single Bit Read-Write-Read Cycle(Same Page) @CAS Latency=3, Burst Length=1

