


**3V LVDS Quad Flow-Through  
Differential Line Receivers**
**Features**

- 500 Mbps (250 MHz) switching rates
- Flow-through pinout simplifies PCB layout
- 150ps channel-to-channel skew (typical)
- 100ps differential skew (typical)
- 2.7ns maximum propagation delay
- 3.3V power supply design
- High impedance LVDS inputs on power down
- Low Power design (40mW, 3.3V static)
- Wide common-mode input voltage range: 0.2V to 2.7V
- Accepts small swing (350mV typical) differential signal levels
- Supports open, short and terminated input fail-safe
- Low-power state when in fail-safe
- Conforms to ANSI/TIA/EIA-644 Standard
- Industrial temperature operating range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )
- Packaging (Pb-free & Green available):
  - 16-pin SOIC (W)
  - 16-pin TSSOP (L)


**Block Diagram**

**Description**

The PI90LV048A/PI90LVT048A quad flow-through differential line receivers are designed for applications requiring ultra low-power dissipation and high data rates. The device is designed to support data rates in excess of 500 Mbps (250 MHz) using Low Voltage Differential Signaling (LVDS) technology.

The devices accept low-voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The receiver supports a 3-state function, which may be used to multiplex outputs, and also supports open, shorted and terminated (100-ohms) input fail-safe. The receiver output will be HIGH for all fail-safe conditions.

PI90LVT048A features integrated parallel termination resistors (nominally 110-ohms) that eliminate the requirement for four discrete termination resistors and reduce stud length. PI90LV048A inputs are high impedance and require an external termination resistor when used in a point-to-point connection. The devices have a flow-through pinout for easy PCB layout.

The EN and  $\overline{\text{EN}}$  inputs are ANDed together and control the 3-state outputs. The enables are common to all four receivers. The PI90LV048A and companion LVDS line driver (eg. PI90LV047A) provide a new alternative to high-power PECL/ECL devices for high-speed point-to-point interface applications.

**Pin Configuration**

**Truth Table**

Enables		Inputs	Outputs
EN	$\overline{\text{EN}}$	$R_{\text{IN}+} - R_{\text{IN}-}$	$R_{\text{OUT}}$
H	L or Open	$V_{\text{ID}} \geq 0.1\text{V}$	H
		$V_{\text{ID}} \leq -0.1\text{V}$	L
		Full fail-safe OPEN/SHORT or terminated	H
All other combinations of ENABLE inputs		X	Z

### Absolute Maximum Ratings

Supply Voltage ( $V_{CC}$ )	-0.3V to +4V
Input Voltage ( $R_{IN+} - R_{IN-}$ )	-0.3V to 3.9V
Enable Input Voltage ( $EN, \overline{EN}$ )	-0.3V to ( $V_{CC} + 0.3V$ )
Output Voltage ( $R_{OUT}$ )	-0.3V to ( $V_{CC} + 0.3V$ )
Maximum Package Power Dissipation: +25°C	
M Package	1088mW
MTC Package	866mW
Derate M Package	8.5 mW/°C above +25°C
Derate MTC Package	6.9 mW/°C above +25°C
Storage Temperature Range	-65°C to +150°C

Lead Temperature Range	
Soldering (4 seconds)	+260°C
Maximum Junction Temperature	+150°C
ESD Rating <sup>(10)</sup>	
(HBM, 1.5kW, 100pF)	≥10kV
(EIAJ, 0W, 200pF)	≥1200V

### Recommended Operating Conditions

	Min	Typ	Max	Units
Supply Voltage ( $V_{CC}$ )	+3.0	+3.3	+3.6	V
Receiver Input Voltage	GND		+3.0	V
Operating Free Air Temperature ( $T_A$ )	-40	+25	+85	°C

### Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified<sup>(2, 3)</sup>.

Symbol	Parameter	Test Conditions	Pin	Min.	Typ.	Max.	Units	
$V_{TH}$	Differential input high threshold	$V_{CM} = +1.2V, 0.05V, 2.95V^{(13)}$				+100	mV	
$V_{TL}$	Differential input low threshold			-100				
$V_{CMR}$	Common-mode voltage range	$V_{ID} = 200mV$ peak-to-peak <sup>(5)</sup>	$R_{IN+}, R_{IN-}$	0.1		2.6	V	
$I_{IN}$	Input Current	$V_{IN} = +2.8V$		$V_{CC} = 3.6V$ or $0V$	-10	±5	+10	µA
		$V_{IN} = 0V$			-10	±1	+10	
		$V_{IN} = +3.6V$	$V_{CC} = 0V$		-20	±1	+20	
$V_{OH}$	Output High Voltage	$I_{OH} = -0.4mA, V_{ID} = +200mV$	$R_{OUT}$	2.7	3.3		V	
		$I_{OH} = -0.4mA$ , Input terminated		2.7	3.3			
		$I_{OH} = -0.4mA$ , Input shorted		2.7	3.3			
$V_{OL}$	Output low voltage	$I_{OL} = 2mA, V_{ID} = -200mV$			0.05	0.25		
$I_{OS}$	Output short circuit current	Enabled, $V_{OUT} = 0V^{(11)}$		-15	-47	-100	mA	
$I_{OZ}$	Output 3-State current	Disabled, $V_{OUT} = 0V$ or $V_{CC}$		-10	±1	+10	µA	
$V_{IH}$	Input high voltage		$EN, \overline{EN}$	2.0		$V_{CC}$	V	
$V_{IL}$	Input low voltage			GND		0.8		
$I_I$	Input current	$V_{IN} = 0V$ or $V_{CC}$ , Other Input = $V_{CC}$ or GND		-20	±5	+20	µA	
$V_{CL}$	Input clamp voltage	$I_{CL} = -18mA$		-1.5	-0.8		V	
$I_{CC}$	No load supply current Receivers enabled	$EN = V_{CC}$ , One Differential Input = $V_{CC}$ other Differential Input = GND	$V_{CC}$		9	15	mA	
$I_{CCZ}$	No load supply current Receivers disabled	$EN = GND$ , One Differential Input = $V_{CC}$ other Differential Input = GND			1	5		
$R_{TERM}$	Termination input resistance (PI90LVT048A)	$V_{IN} = V_{CC}$ or 0		90	110	132	Ω	
$C_W$	Input capacitance				5	10	pF	

## Switching Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified.<sup>(2,3)</sup>

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	C <sub>L</sub> = 15pF V <sub>ID</sub> = 200mV (Figures 1 & 2)	1.2	2.0	3.2	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High		1.2	1.9	3.2	
t <sub>SKD1</sub>	Differential Pulse Skew,  t <sub>PHLD</sub> – t <sub>PLHD</sub>   <sup>(6)</sup>		0	0.1	0.4	
t <sub>SKD2</sub>	Channel-to-Channel Skew <sup>(7)</sup>		0	0.15	0.5	
t <sub>SKD3</sub>	Differential Part-to-Part Skew <sup>(8)</sup>				1.0	
t <sub>SKD4</sub>	Differential Part-to-Part Skew <sup>(9)</sup>				1.5	
t <sub>TLH</sub>	Rise Time			0.5	1.0	
t <sub>THL</sub>	Fall Time			0.35	1.0	
t <sub>PHZ</sub>	Disable Time High to Z	R <sub>L</sub> = 2 kohms, C <sub>L</sub> = 15pF (Figures 3 & 4)		8	14	
t <sub>PLZ</sub>	Disable Time Low to Z			8	15	
t <sub>PZH</sub>	Enable Time Z to High			9	14	
t <sub>PZL</sub>	Enable Time Z to Low			9	14	
f <sub>MAX</sub>	Maximum Operating Frequency <sup>(14)</sup>	All Channels switching		250		MHz

### Notes

- “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation.
- Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.
- All typicals are given for: V<sub>CC</sub> = +3.3V, T<sub>A</sub> = +25°C.
- Generator waveform for all tests unless otherwise specified: f = 1 MHz, Z<sub>O</sub> = 50 ohms, t<sub>r</sub> and t<sub>f</sub> (0% to 100%) ≤ 3ns for R<sub>IN</sub>.
- The VCMR range is reduced for larger V<sub>ID</sub>. Example: if V<sub>ID</sub> = 400mV, the VCMR is 0.2V to 2.2V. The fail-safe condition with inputs shorted is not supported over the common-mode range of 0V to 2.4V, but is supported only with inputs shorted and no external common-mode voltage applied. A V<sub>ID</sub> up to V<sub>CC</sub> – 0V may be applied to the R<sub>IN+</sub> /R<sub>IN-</sub> inputs with the Common-Mode voltage set to V<sub>CC</sub>/2. Propagation delay and Differential Pulse skew decrease when V<sub>ID</sub> is increased from 200mV to 400mV. Skew specifications apply for 200mV ≤ V<sub>ID</sub> ≤ 800mV over the common-mode range.
- t<sub>SKD1</sub> is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel
- t<sub>SKD2</sub>, Channel-to-Channel Skew is defined as the difference between the propagation delay of one channel and that of the others on the same chip with any event on the inputs.
- t<sub>SKD3</sub>, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices at the same V<sub>CC</sub>, and within 5°C of each other within the operating temperature range.
- t<sub>SKD4</sub>, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD4</sub> is defined as |Max–Min| differential propagation delay.
- ESD Ratings: HBM (1.5 kohms, 100pF) ≥ 10kV  
EIAJ (0 ohm, 200pF) ≥ 1200V
- Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification.
- C<sub>L</sub> includes probe and jig capacitance.
- V<sub>CC</sub> is always higher than R<sub>IN+</sub> and R<sub>IN-</sub> voltage. R<sub>IN-</sub> and R<sub>IN+</sub> are allowed to have a voltage range –0.2V to V<sub>CC</sub> – V<sub>ID</sub>/2. However, to be compliant with AC specifications, the common voltage range is 0.1V to 2.3V
- f<sub>MAX</sub> generator input conditions: t<sub>r</sub> = t<sub>f</sub> < 1ns (0% to 100%), 50% duty cycle, differential (1.05V to 1.35V peak to peak). Output criteria: 60/40% duty cycle, V<sub>OL</sub> (max 0.4V), V<sub>OH</sub> (min 2.7V), Load = 15pF (stray plus probes).

### Parameter Measurement Information




Figure 1. Receiver Propagation Delay and Transition Time Test Circuit




Figure 2. Driver Propagation Delay & Transition Time Waveforms




Figure 3. Receiver 3-State Delay Test Circuit

Parameter Measurement Information (continued)




Figure 4. Receiver 3-State Delay Waveforms

Typical Application






Figure 5. Point-to-Point Application

Packaging Mechanical: 16-Pin TSSOP (L)

DOCUMENT CONTROL NO.  
PD - 1310

REVISION: E  
DATE: 03/09/05



Note:

1. Package Outline Exclusive of Mold Flash and Metal Burr
2. Controlling dimensions in millimeters
3. Ref: JEDEC MO-153F/AB




Pericom Semiconductor Corporation  
3545 N. 1st Street, San Jose, CA 95134  
1-800-435-2335 • www.pericom.com

DESCRIPTION: 16-Pin, 173-Mil Wide, TSSOP

PACKAGE CODE: L

Packaging Mechanical: 16-Pin SOIC (W)



Ordering Information

Ordering Code	Package Code	Package Type
PI90LV048AWE	W	Pb-free & Green, 16-pin SOIC
PI90LV048ALE	L	Pb-free & Green, 16-pin TSSOP
PI90LVT048AWE	W	Pb-free & Green, 16-pin SOIC
PI90LVT048ALE	L	Pb-free & Green, 16-pin TSSOP

Notes:

1. Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
2. X = Tape and reel