## ADG408/ADG409

## FEATURES

44 V Supply Maximum Ratings
$\mathrm{V}_{\mathrm{Ss}}$ to $\mathrm{V}_{\mathrm{DD}}$ Analog Signal Range
Low On Resistance ( $100 \Omega$ max)
Low Power ( $I_{\text {SUPPLY }}<75 \mu \mathrm{~A}$ )
Fast Switching
Break-Before-Make Switching Action
Plug-in Replacement for DG408/DG409

## APPLICATIONS

Audio and Video Routing
Automatic Test Equipment
Data Acquisition Systems
Battery-Powered Systems
Sample-and-Hold Systems
Communication Systems

FUNCTIONAL BLOCK DIAGRAMS



## GENERAL DESCRIPTION

The ADG408 and ADG409 are monolithic CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG408 switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1, and A2. The ADG409 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

The ADG408/ADG409 are designed on an enhanced LC $^{2}$ MOS process that provides low power dissipation yet gives high switching speed and low on resistance. Each channel conducts equally well in both directions when ON and has an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit break-before-make switching action, preventing momentary shorting when switching channels. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.
The ADG408/ADG409 are improved replacements for the DG408/DG409 analog multiplexers.

REV. B

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700

## ADG408/ADG409-SPECIFICATIONS

DUAL SUPPLY1 $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.)

| Parameter | $\begin{array}{r} \mathrm{B} \\ +25^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & \text { sion } \\ & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} \mathrm{TV} \\ +25^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & \text { ersion } \\ & -55^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range $\mathrm{R}_{\mathrm{ON}}$ $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & 40 \\ & 100 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 125 \end{aligned}$ | $\begin{aligned} & 40 \\ & 100 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ss}} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 125 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}=+10 \mathrm{~V},-10 \mathrm{~V} \end{aligned}$ |
| ```LEAKAGE CURRENTS Source OFF Leakage IS (OFF) Drain OFF Leakage \(\mathrm{I}_{\mathrm{D}}(\mathrm{OFF})\) ADG408 ADG409 Channel ON Leakage \(\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})\) ADG408 ADG409``` | $\begin{aligned} & \pm 0.5 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \pm 50 \\ & \pm 100 \\ & \pm 50 \\ & \pm 100 \\ & \pm 50 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \pm 50 \\ & \pm 100 \\ & \pm 50 \\ & \pm 100 \\ & \pm 50 \end{aligned}$ | nA max <br> nA max nA max <br> nA max nA max | $\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=\mp 10 \mathrm{~V} ;$ <br> Test Circuit 2 <br> $\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=\mp 10 \mathrm{~V}$; <br> Test Circuit 3 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$ <br> Test Circuit 4 |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, VINL Input Current $\mathrm{I}_{\mathrm{INL}}$ or $\mathrm{I}_{\mathrm{INH}}$ $\mathrm{C}_{\text {IN }}$, Digital Input Capacitance | 8 | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 10 \end{aligned}$ | 8 | $\begin{gathered} 2.4 \\ 0.8 \\ \pm 10 \end{gathered}$ | V min V max <br> $\mu \mathrm{A} \max$ pF typ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \text { or } \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\text {Transition }}$ <br> topen <br> $\mathrm{t}_{\mathrm{ON}}(\mathrm{EN})$ <br> $\mathrm{t}_{\text {OFF }}$ (EN) <br> Charge Injection <br> OFF Isolation <br> Channel-to-Channel Crosstalk <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}$ (OFF) <br> ADG408 <br> ADG409 <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ <br> ADG408 <br> ADG409 | 10 <br> 85 <br> 150 <br> 20 <br> $-75$ <br> 85 <br> 11 <br> 40 <br> 20 <br> 54 <br> 34 | 120 250 <br> 10 <br> 125 <br> 225 <br> 65 <br> 150 | 10 <br> 85 <br> 150 <br> 20 <br> $-75$ <br> 85 <br> 11 <br> 40 <br> 20 <br> 54 <br> 34 | $\begin{aligned} & 120 \\ & 250 \\ & 10 \\ & 125 \\ & 225 \\ & 65 \\ & 150 \end{aligned}$ | ns typ ns max ns min ns typ ns max ns typ ns max pC typ dB typ dB typ pF typ pF typ pF typ pF typ pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S} 1}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 8}=\mp 10 \mathrm{~V} ; \end{aligned}$ <br> Test Circuit 5 $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ;$ <br> $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$; Test Circuit 6 <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$; <br> $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$; Test Circuit 7 <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$; <br> $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$; Test Circuit 7 $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{nF} ;$ <br> Test Circuit 8 <br> $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{f}=100 \mathrm{kHz}$; <br> $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$; Test Circuit 9 $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{f}=100 \mathrm{kHz}$ <br> Test Circuit 10 $\mathrm{f}=1 \mathrm{MHz}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS <br> $\mathrm{I}_{\mathrm{DD}}$ <br> $\mathrm{I}_{\mathrm{SS}}$ <br> $I_{D D}$ | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | $\begin{aligned} & 1 \\ & 5 \\ & 1 \\ & 5 \\ & 500 \end{aligned}$ | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | $\begin{aligned} & 1 \\ & 5 \\ & 1 \\ & 5 \\ & 500 \end{aligned}$ | $\mu \mathrm{A}$ typ $\mu \mathrm{A} \max$ $\mu \mathrm{A}$ typ $\mu \mathrm{A} \max$ $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V}$ $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=2.4 \mathrm{~V}$ |

[^0]
## SINGLE SUPPLY ${ }^{1}\left(V_{D D}=12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}\right.$, unless otherwise noted. $)$

| Parameter | $$ |  | $\begin{gathered} \text { T Version } \\ +55^{\circ} \mathrm{C} \text { to } \\ +25^{\circ} \mathrm{C} \quad+125^{\circ} \mathrm{C} \end{gathered}$ |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH Analog Signal Range $\mathrm{R}_{\mathrm{ON}}$ | 90 | 0 to $\mathrm{V}_{\mathrm{DD}}$ | 90 | 0 to $\mathrm{V}_{\mathrm{DD}}$ | $\begin{aligned} & \mathrm{V} \\ & \Omega \text { typ } \end{aligned}$ | $\mathrm{V}_{\mathrm{D}}=3 \mathrm{~V}, 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA}$ |
| ```LEAKAGE CURRENTS Source OFF Leakage IS (OFF) Drain OFF Leakage \(\mathrm{I}_{\mathrm{D}}(\mathrm{OFF})\) ADG408 ADG409 Channel ON Leakage \(\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})\) ADG408 ADG409``` | $\begin{aligned} & \pm 0.5 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \pm 50 \\ & \pm 100 \\ & \pm 50 \\ & \pm 100 \\ & \pm 50 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 1 \\ & \pm 1 \\ & \\ & \pm 1 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \pm 50 \\ & \\ & \pm 100 \\ & \pm 50 \\ & \pm 100 \\ & \pm 50 \end{aligned}$ | nA max <br> nA max nA max <br> nA max nA max | $\mathrm{V}_{\mathrm{D}}=8 \mathrm{~V} / 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} / 8 \mathrm{~V} ;$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{D}}=8 \mathrm{~V} / 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} / 8 \mathrm{~V} ;$ <br> Test Circuit 3 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=8 \mathrm{~V} / 0 \mathrm{~V}$ <br> Test Circuit 4 |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ <br> Input Current <br> $\mathrm{I}_{\mathrm{INL}}$ or $\mathrm{I}_{\mathrm{INH}}$ <br> $\mathrm{C}_{\mathrm{IN}}$, Digital Input Capacitance | 8 | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 10 \end{aligned}$ | 8 | $\begin{gathered} 2.4 \\ 0.8 \\ \\ \pm 10 \end{gathered}$ | V min V max <br> $\mu \mathrm{A} \max$ pF typ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \text { or } \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\text {TRANSItion }}$ <br> topen <br> $\mathrm{t}_{\mathrm{ON}}(\mathrm{EN})$ <br> $\mathrm{t}_{\text {OFF }}$ (EN) <br> Charge Injection <br> OFF Isolation <br> Channel-to-Channel Crosstalk <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}$ (OFF) <br> ADG408 <br> ADG409 <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ <br> ADG408 <br> ADG409 | $\begin{aligned} & 130 \\ & 10 \\ & 140 \\ & 60 \\ & 5 \\ & -75 \\ & 85 \\ & 11 \\ & 40 \\ & 20 \\ & 54 \\ & 34 \end{aligned}$ |  | $\begin{aligned} & 130 \\ & 10 \\ & 140 \\ & 60 \\ & 5 \\ & -75 \\ & 85 \\ & \\ & 11 \\ & 40 \\ & 20 \\ & 54 \\ & 34 \end{aligned}$ |  | ns typns typns typns typpC typdB typdB typpF typpF typ <br> pF typpF typ <br> pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{S} 1}=8 \mathrm{~V} / 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 8}=0 \mathrm{~V} / 8 \mathrm{~V} ; \end{aligned}$ <br> Test Circuit 5 $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} ;$ <br> $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$; Test Circuit 6 <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$; <br> $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$; Test Circuit 7 <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$; <br> $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$; Test Circuit 7 <br> $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{nF}$; <br> Test Circuit 8 <br> $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{f}=100 \mathrm{kHz}$; <br> $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$; Test Circuit 9 <br> $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{f}=100 \mathrm{kHz}$; <br> Test Circuit 10 <br> $\mathrm{f}=1 \mathrm{MHz}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ $\mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS <br> $\mathrm{I}_{\mathrm{DD}}$ <br> $I_{D D}$ | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | $\begin{aligned} & 1 \\ & 5 \\ & 500 \end{aligned}$ | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | $\begin{aligned} & 1 \\ & 5 \\ & 500 \end{aligned}$ | $\mu \mathrm{A}$ typ $\mu \mathrm{A} \max$ $\mu \mathrm{A}$ typ $\mu \mathrm{A} \max$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=2.4 \mathrm{~V} \end{aligned}$ |

[^1]
## ADG408/ADG409

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.)

| $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {SS }}$ | 44 V |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to GND | -0.3 V to +25 V |
| $\mathrm{V}_{\text {Ss }}$ to GND | +0.3 V to -25 V |
| Analog, Digital Inputs ${ }^{2}$ | $\begin{gathered} \mathrm{V}_{\mathrm{SS}}-2 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+2 \mathrm{~V} \text { or } 20 \mathrm{~mA}, \\ \text { Whichever Occurs First } \end{gathered}$ |
| Continuous Current, S or D | 20 mA |
| Peak Current, S or D |  |

(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle max) . . . . . . . . . . . 40 mA Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Extended (T Version) . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
CERDIP Package, Power Dissipation . . . . . . . . . . . . 900 mW
$\theta_{\mathrm{JA}}$, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . $76^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature, Soldering (10 sec) . . . . . . . . . . . $300^{\circ} \mathrm{C}$
PDIP Package, Power Dissipation . . . . . . . . . . . . . . . 470 mW
$\theta_{\mathrm{JA}}$, Thermal Impedance . . . . . . . . . . . . . . . . . . . . $117^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature, Soldering (10 sec) . . . . . . . . . . . . $260^{\circ} \mathrm{C}$
TSSOP Package, Power Dissipation . . . . . . . . . . . . . 450 mW
$\theta_{\mathrm{JA}}$, Thermal Impedance . . . . . . . . . . . . . . . . . . . . $155^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{JC}}$, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . . $50^{\circ} \mathrm{C} / \mathrm{W}$
SOIC Package, Power Dissipation . . . . . . . . . . . . . . . . 600 mW
$\theta_{\mathrm{JA}}$, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . $77^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature, Soldering
Vapor Phase ( 60 sec ) . . . . . . . . . . . . . . . . . . . . . . . $215^{\circ} \mathrm{C}$
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$
NOTES
${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.
${ }^{2}$ Overvoltages at $\mathrm{A}, \mathrm{EN}, \mathrm{S}$, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

ORDERING GUIDE

| Mode1 $^{1}$ | Temperature Range | Package Option |
| :--- | :--- | :--- |
| ADG408BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{N}-16$ |
| ADG408BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{R}-16 \mathrm{~A}$ |
| ADG408BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RU-16 |
| ADG408TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{Q}-16$ |
| ADG409BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{N}-16$ |
| ADG409BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | R-16A |
| ADG409BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RU-16 |
| ADG409TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Q-16 |

## NOTES

${ }^{1}$ To order MIL-STD-883, Class B processed parts, add /883B to T grade part numbers.
${ }^{2} \mathrm{~N}=$ PDIP; $\mathrm{Q}=$ CERDIP; R = 0.15" Small Outline IC (SOIC);
RU = Thin Shrink Small Outline Package (TSSOP).

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG408/ADG409 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS (DIP/SOIC/TSSOP)


ADG408 Truth Table

| A2 | A1 | A0 | EN | ON <br> SWITCH |
| :--- | :--- | :--- | :--- | :--- |
| X | X | X | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 6 |
| 1 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 8 |

ADG409 Truth Table

| A1 | A0 | EN | ON SWITCH <br> PAIR |
| :--- | :--- | :--- | :--- |
| $\mathbf{X}$ | X | 0 | NONE |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 2 |
| 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 4 |

TERMINOLOGY

| $\mathrm{V}_{\mathrm{DD}}$ | Most positive power supply potential. |
| :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ | Most negative power supply potential in dual supplies. In single supply applications, it may be connected to ground. |
| GND | Ground ( 0 V ) reference. |
| $\mathrm{R}_{\mathrm{ON}}$ | Ohmic resistance between D and S . |
| $\Delta \mathrm{R}_{\text {ON }}$ | Difference between the $\mathrm{R}_{\mathrm{ON}}$ of any two channels. |
| $\mathrm{I}_{\mathrm{S}}$ (OFF) | Source leakage current when the switch is off. |
| $\mathrm{I}_{\mathrm{D}}$ (OFF) | Drain leakage current when the switch is off. |
| $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | Channel leakage current when the switch is on. |
| $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)$ | Analog voltage on terminals D, S. |
| $\mathrm{C}_{\mathrm{S}}$ (OFF) | Channel input capacitance for OFF condition. |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) | Channel output capacitance for OFF condition. |
| $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | ON switch capacitance. |
| $\mathrm{C}_{\text {IN }}$ | Digital input capacitance. |
| $\mathrm{t}_{\mathrm{ON}}(\mathrm{EN})$ | Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch ON condition. |
| $\mathrm{t}_{\text {OFF }}(\mathrm{EN})$ | Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch OFF condition. |
| $\mathrm{t}_{\text {TRANSITION }}$ | Delay time between the $50 \%$ and $90 \%$ points of the digital inputs and the switch ON condition when switching from one address state to another. |
| $t_{\text {OPEN }}$ | OFF time measured between the $80 \%$ point of both switches when switching from one address state to another. |
| $\mathrm{V}_{\text {INL }}$ | Maximum input voltage for Logic 0 . |
| $\mathrm{V}_{\text {INH }}$ | Minimum input voltage for Logic 1. |
| $\mathrm{I}_{\text {INL }}\left(\mathrm{I}_{\text {INH }}\right)$ | Input current of the digital input. |
| Crosstalk | A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. |
| Off Isolation | A measure of unwanted signal coupling through an OFF channel. |
| Charge Injection | A measure of the glitch impulse transferred from the digital input to the analog output during switching. |
| $\mathrm{I}_{\mathrm{DD}}$ | Positive supply current. |
| $\mathrm{I}_{\text {SS }}$ | Negative supply current. |


[^0]:    NOTES
    ${ }^{1}$ Temperature ranges are as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; T Version: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.
    Specifications subject to change without notice.

[^1]:    NOTES
    ${ }^{1}$ Temperature ranges are as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; T Version: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.
    Specifications subject to change without notice.

