ANALOG DEVICES

LC²MOS 4-/8-Channel High Performance Analog Multiplexers

ADG408/ADG409

FEATURES

44 V Supply Maximum Ratings V_{SS} to V_{DD} Analog Signal Range Low On Resistance (100 Ω max) Low Power ($I_{SUPPLY} < 75 \mu A$) Fast Switching Break-Before-Make Switching Action Plug-in Replacement for DG408/DG409

APPLICATIONS

Audio and Video Routing Automatic Test Equipment Data Acquisition Systems Battery-Powered Systems Sample-and-Hold Systems Communication Systems


GENERAL DESCRIPTION

The ADG408 and ADG409 are monolithic CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG408 switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1, and A2. The ADG409 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

The ADG408/ADG409 are designed on an enhanced LC^2MOS process that provides low power dissipation yet gives high switching speed and low on resistance. Each channel conducts equally well in both directions when ON and has an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit breakbefore-make switching action, preventing momentary shorting when switching channels. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

The ADG408/ADG409 are improved replacements for the DG408/DG409 analog multiplexers.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS 1. Extended Signal Range.

The ADG408/ADG409 are fabricated on an enhanced LC^2MOS process, giving an increased signal range that extends to the supply rails.

- 2. Low Power Dissipation.
- 3 Low R_{ON}.
- 4. Single-Supply Operation.

For applications where the analog signal is unipolar, the ADG408/ADG409 can be operated from a single rail power supply. The parts are fully specified with a single 12 V power supply and will remain functional with single supplies as low as 5 V.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

ADG408/ADG409-SPECIFICATIONS

DUAL SUPPLY¹ ($V_{DD} = +15 V$, $V_{SS} = -15 V$, GND = 0 V, unless otherwise noted.)

		ersion -40°C to		version -55°C to	TT • .	
Parameter	+25°C	+85°C	+25°C	+125°C	Unit	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		V_{SS} to V_{DD}		V_{SS} to V_{DD}	V	
R _{ON}	40	1.05	40	105	Ω typ	$V_{\rm D} = \pm 10 \text{ V}, \text{ I}_{\rm S} = -10 \text{ mA}$
	100	125	100	125	Ω max	
ΔR _{ON}	15		15		Ω max	$V_{\rm D}$ = +10 V, -10 V
LEAKAGE CURRENTS						
Source OFF Leakage I _S (OFF)	±0.5	± 50	± 0.5	± 50	nA max	$V_{\rm D} = \pm 10 \text{ V}, V_{\rm S} = \pm 10 \text{ V};$
						Test Circuit 2
Drain OFF Leakage I _D (OFF)						$V_{\rm D} = \pm 10 \text{ V}; V_{\rm S} = \pm 10 \text{ V};$
ADG408	±1	± 100	± 1	± 100	nA max	Test Circuit 3
ADG409	±1	± 50	± 1	± 50	nA max	
Channel ON Leakage I_D , I_S (ON)						$V_{\rm S} = V_{\rm D} = \pm 10 \text{ V};$
ADG408	±1	± 100	±1	± 100	nA max	Test Circuit 4
ADG409	±1	±50	±1	±50	nA max	
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current						
I _{INL} or I _{INH}		±10		± 10	μA max	$V_{IN} = 0$ or V_{DD}
C _{IN} , Digital Input Capacitance	8		8		pF typ	f = 1 MHz
DYNAMIC CHARACTERISTICS ²						
t _{TRANSITION}		120		120	ns typ	$R_{\rm L} = 300 \ \Omega, C_{\rm L} = 35 \ pF;$
		250		250	ns max	$V_{S1} = \pm 10 \text{ V}, V_{S8} = \mp 10 \text{ V};$
						Test Circuit 5
t _{OPEN}	10	10	10	10	ns min	$R_L = 300 \Omega$, $C_L = 35 pF$;
						$V_s = 5 V$; Test Circuit 6
t _{on} (EN)	85	125	85	125	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
	150	225	150	225	ns max	$V_s = 5 V$; Test Circuit 7
t _{OFF} (EN)		65		65	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		150		150	ns max	$V_s = 5 V$; Test Circuit 7
Charge Injection	20		20		pC typ	$V_{\rm S} = 0 V, R_{\rm S} = 0 \Omega, C_{\rm L} = 10 \text{ nF}$
					117	Test Circuit 8
OFF Isolation	-75		-75		dB typ	$R_L = 1 k\Omega$, $f = 100 kHz$;
Channel-to-Channel Crosstalk	85		05		dD true	$V_{EN} = 0$ V; Test Circuit 9
Channel-to-Channel Crosstalk	65		85		dB typ	$R_L = 1 k\Omega$, f = 100 kHz; Test Circuit 10
C _S (OFF)	11		11		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	11		11		pr typ	f = 1 MHz
ADG408	40		40		pF typ	
ADG409	20		20		pF typ	
C_D, C_S (ON)					r- 'JP	f = 1 MHz
ADG408	54		54		pF typ	
ADG409	34		34		pF typ	
POWER REQUIREMENTS						
		1		1	μA typ	$V_{IN} = 0 V, V_{EN} = 0 V$
I_{DD}		5		5	μA typ μA max	$\mathbf{v}_{\rm IN} = 0 \mathbf{v}, \mathbf{v}_{\rm EN} = 0 \mathbf{v}$
I _{SS}		1		1	μA typ	
-00		5		5	μA max	
	100	2	100	2		
I _{DD}	100		100		μA typ	$V_{IN} = 0 V, V_{EN} = 2.4 V$

NOTES ¹Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG408/ADG409

$\label{eq:SINGLESUPPLY} SINGLE \ SUPPLY^1 \ (V_{DD} = 12 \ V, \ V_{SS} = 0 \ V, \ GND = 0 \ V, \ unless \ otherwise \ noted.)$

	B Version -40°C to		TV	T Version -55°C to		
Parameter	+25°C	+85°C	+25°C	+125°C	Unit	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range R _{ON}	90	0 to V_{DD}	90	0 to V_{DD}	V Ω typ	$V_{\rm D} = 3 \text{ V}, \ 10 \text{ V}, \text{ I}_{\rm S} = -1 \text{ mA}$
LEAKAGE CURRENTS Source OFF Leakage I _S (OFF)	±0.5	±50	±0.5	±50	nA max	$V_D = 8 V/0 V$, $V_S = 0 V/8 V$; Test Circuit 2
Drain OFF Leakage I _D (OFF) ADG408 ADG409 Channel ON Leakage I _D , I _S (ON)	±1 ±1	±100 ±50	±1 ±1	$\pm 100 \pm 50$	nA max nA max	$V_{D} = 8 V/0 V, V_{S} = 0 V/8 V;$ Test Circuit 3 $V_{S} = V_{D} = 8 V/0 V;$
ADG408 ADG409	$\begin{array}{c} \pm 1 \\ \pm 1 \end{array}$	$\begin{array}{c} \pm 100 \\ \pm 50 \end{array}$	$\begin{array}{c} \pm 1 \\ \pm 1 \end{array}$	± 100 ± 50	nA max nA max	Test Circuit 4
DIGITAL INPUTS Input High Voltage, V _{INH} Input Low Voltage, V _{INL} Input Current		2.4 0.8		2.4 0.8	V min V max	
I _{INL} or I _{INH} C _{IN} , Digital Input Capacitance	8	±10	8	±10	μA max pF typ	$V_{IN} = 0 \text{ or } V_{DD}$ f = 1 MHz
DYNAMIC CHARACTERISTICS ² transition	130		130		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$ V _{S1} = 8 V/0 V, V _{S8} = 0 V/8 V; Test Circuit 5
t _{OPEN}	10		10		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_S = 5 V$; Test Circuit 6
t _{on} (EN)	140		140		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_S = 5 V$; Test Circuit 7
t _{OFF} (EN)	60		60		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$ $V_S = 5 V;$ Test Circuit 7
Charge Injection	5		5		pC typ	$V_s = 0 V, R_s = 0 \Omega, C_L = 10 nI$ Test Circuit 8
OFF Isolation	-75		-75		dB typ	$R_L = 1 k\Omega$, f = 100 kHz; $V_{EN} = 0 V$; Test Circuit 9
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 1 k\Omega$, f = 100 kHz; Test Circuit 10
C _S (OFF) C _D (OFF)	11		11		pF typ	f = 1 MHz f = 1 MHz
ADG408 ADG409	40 20		40 20		pF typ pF typ	(- 1) (I)
C _D , C _S (ON) ADG408 ADG409	54 34		54 34		pF typ pF typ	f = 1 MHz
POWER REQUIREMENTS I _{DD}		1		1	μA typ	$V_{\rm IN} = 0 \text{ V}, V_{\rm EN} = 0 \text{ V}$
I _{DD}	100 200	5 500	100 200	5 500	μA max μA typ μA max	$V_{IN} = 0 V, V_{EN} = 2.4 V$

NOTES

¹Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG408/ADG409

ABSOLUTE MAXIMUM RATINGS¹

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$

· · · · · · · · · · · · · · · · · · ·
V_{DD} to V_{SS}
V_{SS} to GND +0.3 V to -25 V
Analog, Digital Inputs ² $V_{SS} - 2 V$ to $V_{DD} + 2 V$ or 20 mA,
Whichever Occurs First
Continuous Current, S or D 20 mA
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max) 40 mA
Operating Temperature Range
Industrial (B Version)
Extended (T Version)
Storage Temperature Range65°C to +150°C
Junction Temperature 150°C
CERDIP Package, Power Dissipation 900 mW
θ_{IA} , Thermal Impedance
Lead Temperature, Soldering (10 sec) 300°C
PDIP Package, Power Dissipation 470 mW
θ_{IA} , Thermal Impedance
Lead Temperature, Soldering (10 sec) 260°C
TSSOP Package, Power Dissipation 450 mW
θ_{JA} , Thermal Impedance
$\theta_{\rm JC}$, Thermal Impedance
SOIC Package, Power Dissipation
θ_{JA} , Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec) 215°C
Infrared (15 sec) 220°C

NOTES

¹ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

² Overvoltages at A, EN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG408/ADG409 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING GUIDE

Model ¹	Temperature Range	Package Option ²
ADG408BN	-40°C to +85°C	N-16
ADG408BR	-40°C to +85°C	R-16A
ADG408BRU	-40°C to +85°C	RU-16
ADG408TQ	-55°C to +125°C	Q-16
ADG409BN	-40°C to +85°C	N-16
ADG409BR	-40°C to +85°C	R-16A
ADG409BRU	-40°C to +85°C	RU-16
ADG409TQ	-55°C to +125°C	Q-16

NOTES


¹To order MIL-STD-883, Class B processed parts, add /883B to T grade part numbers.

²N = PDIP; Q = CERDIP; R = 0.15" Small Outline IC (SOIC);

RU = Thin Shrink Small Outline Package (TSSOP).

ADG408/ADG409

PIN CONFIGURATIONS (DIP/SOIC/TSSOP)



ADG408 Truth Table

A2	A1	A0	EN	ON SWITCH
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

ADG409 Truth Table

Al	A0	EN	ON SWITCH PAIR
X	Х	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

TERMINOLOGY

V _{DD}	Most positive power supply potential.
V _{SS}	Most negative power supply potential in dual supplies. In single supply applications, it may be connected to ground.
GND	Ground (0 V) reference.
R _{ON}	Ohmic resistance between D and S.
$\Delta R_{\rm ON}$	Difference between the R _{ON} of any two channels.
I _S (OFF)	Source leakage current when the switch is off.
$I_{D}\left(OFF\right)$	Drain leakage current when the switch is off.
I_D , I_S (ON)	Channel leakage current when the switch is on.
$V_D(V_S)$	Analog voltage on terminals D, S.
C _S (OFF)	Channel input capacitance for OFF condition.
C _D (OFF)	Channel output capacitance for OFF condition.
$C_D, C_S(ON)$	ON switch capacitance.
C _{IN}	Digital input capacitance.
t _{ON} (EN)	Delay time between the 50% and 90% points of the digital input and switch ON condition.
t _{OFF} (EN)	Delay time between the 50% and 90% points of the digital input and switch OFF condition.
t _{TRANSITION}	Delay time between the 50% and 90% points of the digital inputs and the switch ON condition when switching from one address state to another.
t _{OPEN}	OFF time measured between the 80% point of both switches when switching from one address state to another.
V _{INL}	Maximum input voltage for Logic 0.
V _{INH}	Minimum input voltage for Logic 1.
$I_{INL}\left(I_{INH}\right)$	Input current of the digital input.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an OFF channel.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
I_{DD}	Positive supply current.
I _{SS}	Negative supply current.