



M0224SD-242MDBR1-1

Vacuum Fluorescent Display Module

RoHS Compliant

Newhaven Display International, Inc.

2511 Technology Drive, Suite 101 Elgin IL, 60124 Ph: 847-844-8795 Fax: 847-844-8796

<u>www.newhavendisplay.com</u> <u>nhtech@newhavendisplay.com</u> <u>nhsales@newhavendisplay.com</u>

	DOCUMENT NO.	REV. NO.	PAGE
		00	2/20
1. SCOPE			
2. FEATURES			
2.1 LCD compatible interface and mounting holes.			
(This VFD module is capable to communicate some differen	t type of bus systems s	uch as i80 (In	ntel) or
M68 (Motorola), 8-bit or 4-bit parallel data.)			
2.2 High quality of display and luminance.			
2.3 Compact and light-weight unit by using new VFD technology	and flat packed one-c	hip controlle	r.
2.4 +5V single power supply.			
2.5 Luminance adjustment available by software (4 levels).			
2.6 8 user definable fonts available (CG-RAM font).			
2.7 ASCII and Japanese Katakana characters (CG-ROM font).			
3. GENERAL DESCRIPTIONS			
5. OLIVLIAL DESCIAI HOUS			
3.1 This specification becomes effective after being approved by	the purchaser.		
3.2 When any conflict is found in the specification appropriate both parties.	action shall be taken	upon agreen	nent of

3.3 The expected necessary service parts should be arranged by the customer before the completion of production.

4. PRODUCT SPECIFICATIONS

4.1 Type

Table-1


Туре	242MDB1-1
Digit Format	5×8 Dot Matrix


4.2 Outer Dimensions, Weight (See Fig-7 on Page 6/18 for details)


			Table-2
	Parameter	Specification	Unit
Outer	Width	118.0±1.0	mm
Outer	Height	36.0 ± 1.0	mm
Dimensions	Thickness	16.5 Max	mm
	Weight	Typical 50	g


					DOCUMEN	II NU.	REV. NO	PA
							00	3/
4.3	Specification of the Display	y Pane	el (See Fig-9	on Page 7/1	8 for details	;)	Tabl	le-3
	Parameter		Symbol		Specificatio	n	Unit	
	Display size		W*h	84.20	*11.50		mm	
	Number of digit		W*H	24 dig	gits*2 line			
	Character Size (excluding cur	sor)	W*H	2.10*	5.29		mm	
	Character Pitch		W*H	3.3(h)	/6.15(v)		mm	
	Dot Size		W*H	0.30*	0.53		mm	
	Display color		W*H	Blue-	Green (peak	(505 nm)		
4.4 E	Environment Conditions						Tab	le-4
	Parameter		Symbol	Min	Ν	Max	Unit	
	Operating temperature		Topr	-40	-	⊦85	°C	
	Storage temperature		Tstg	-50	-	⊦95	°C	
	Humidity(operating)		Topr	0		85	°C	
	Humidity(non-operating)		Hstg	0		90	°C	
	Vibration(5-55hz)		-	-		4	°C	
	shock		-	-		40	°C	
4.5 /	Absolute Maximum Ratings		-				Tab	le-5
	parameter		Symbol	Min	1	Max	Unit	
	Supply voltage		Vic	-0.5		6.0	Vdc	
	Input signal voltage		Vis	-0.5	Vc	c+0.5	Vdc	
1.6 I	Recommend Operating Cor	nditio	ns				Table	e-6
	Parameter		Symbol	Min	Тур.	Max	. Unit	
	Supply voltage		Vcc	4.5	5.0	5.5	Vdc	
	Input signal voltage		Vis	0	-	Vcc		
	Operating temperature		Topr	-20	+50	+70	°C	
1.7 [C Characteristics (Ta=+25 ℃	, Vcc=	+5.0Vdc)	1	1		Tabl	e-7
	Parameter		Symbol	Min.	Тур.	Max	Unit	
	Supply current 💥)		Icc	-	150	165.0	mA	
	Logical input voltage	Н	Vih	0.7 <vcc< td=""><td></td><td></td><td></td><td></td></vcc<>				
	Logical input voltage	L	vil	-				
	"H" level input current	Vcc	Iih	20				
	Luminance		L	100	200	_	Ft-1	
	Lominanoo		-	(340)	(680)		cd/m^2	

are dependent on the charactetics of the host power supply.









5.FUNCTION DESCRIPTIONS

5.1 Registers in VFD Controller

The VFD controller has two 8-bit registers, an instruction register (IR) and a data register (DR). IR stores instruction codes, such as display clear and cursor shift, and address information for DD-RAM and CG-RAM The IR can only be written from the host MPU.DR temporarily stores data to be written into DD-RAM or CG-RAM and temporarily stores data to be read from DD-RAM or CG-RAM. Data written into the DR from the MPU is automatically written into DD-RAM or CG-RAM by an internal operation. The DR is also used for data storage when reading data from DD-RAM or CG-RAM. When address information is written into the IR, data is read and then stored into the DR from DD-RAM or CG-RAM by internal operation. Data transfer between MPU is then completed when the MPU reads the DR. After the read, data in DD-RAM or CG-RAM at the next address is send to the DR for the next read from the MPU. By the register selector (RS) signal. These two registers can be selected (See Table-8).

					DOCUMENT NO.	REV.NO	PAGE
						00	8/20
Table-	8 Register	r Selectio	on				
RS	M68	i8	0	0.	agration		
KS	R/W	/RD	/WR	U,	peration		
0	0	1	0	IR write as an internal operation	n (display clear, ect.)		
0	1	0	1	Read busy flag (DB7) and addr	ess counter (DB0 to D	B6)	
1	0	1	0	DR write as an internal operation	on (DR to DD-RAM or	CG-RAM)	
1	1	0	1	DR read as an internal operation	n (DD-RAM or CG-RA	AM to DR)	
5.1.1 B	usy Flag	(BF)					

When the busy flag is 1, the controller is in the internal operation mode, and the next instruction will not be accepted. When RS =0 and R/W=1 (Table-8), the busy flag is output to DB7.

The next instruction must be written after ensuring that the busy flag is 0.

5.1.2 Address Counter (ACC)

The address counter (ACC) assigns addresses to both DD-RAM and CG-RAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the ACC. Selection of either DD-RAM or CG-RAM is also determined concurrently by the instruction. After writing into (reading from) DD-RAM or CG-RAM, the ACC is automatically incremented by 1 (decremented by 1). The ACC contents are then output to Db0 to Db6 when RS =0 and R/W=1 (See Table-8).

5.1.3 Display Data RAM (DD-RAM)

Display data RAM (DD-RAM) stores display data represented in 8-bit character codes.

The area in DD-RAM that is not used for display can be used as general data RAM.

See Table-9 for the relationships between DD-RAM addresses and positions on the VFD

Table-9 Relation between Digit Position and DD-RAM data

	Left End	2 nd Column	3 rd column	 15 th Column	Right End
1 st Row	00H	01H	02H	 0EH	0FH
2 nd Row	40H	41H	42H	4EH	4FH

5.1.4 Character Generator ROM (CG-ROM)

The character generator ROM (CG-ROM) generates character patterns of 5x8 dots from 8-bit character codes (table-10). It can generate 240 kinds of 5x8 dot character patterns.

The character fonts are shown on the following page. The character codes 00H to 0FH are allocated to the CG-RAM.

5.1.5 Character Generator RAM (CG-RAM)

In the character generator RAM (CG-RAM), the user can rewrite character patterns by program. For 5×8 dots and cursor, eight character patterns can be written. Write into DD-RAM the character codes at the addresses shown as the left column of Table-10 to show

the character patterns stored in CG-RAM.

See Table-11 for the relationship between CG-RAM

addresses and data and display patterns and refer to

Fig-10 for dot assignment of VFD.

Areas that are not used for display can be used as general data RAM

1	2	3	4	5
6	7	8	9	10
11	12	13	14	15
16	17	18	19	20
21	22	23	24	25
26	27	28	29	30
31	32	33	34	35
36	37	38	39	40

											DOC	UMEN	T NO.		REV	'.NO
															(00
Built-	in Fo	nt Ta	able	(PT63	314-0 ₄	01 E	nglis	h/Ja	pane	se)	B.	c	ь	E	F	
L5B 0										H						
1																
2																
3																
4		Ē														
5																
•																
7																
9																
~																
в																
¢																
D																
E																

																ļ	DO	CUM	ENT N	NO.	R	EV.NO	PAG
																						00	10/2
Та	able-	-11]	Rela	tion	ship	bety	veer	n CG	-RA	M a	ddre	ess, C	Char	acter	r Coo	des (1	DD-R	AM)	ANI) 5*8	8 (wh	it Cursor)
			Dot	Cha	ract	er Pa	atter	ns (C	CG-I	RAN	1)											I	
		Ch	aract	er Co	odes			C	CG-R	AM	ADD	RES	S			С	haract	er Pat	terns				
		(DD	-RA	M DA	ATA)		I			1		1	1		-	(CG-R	AM d	ata)		1		
D	D	D	D	D	D	D	D	Α	А	Α	Α	Α	Α	D	D	D	D	D	D	D	D		
7	6	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0		
											0	0	0	×	\times	×	1	2	3	4	5		
											0	0	1	×	×	×	6	7	8	9	10	Chara	cter
											0	1	0	Х	×	×	11	12	13	14	15	Patter	n(0)
0	0	0	0	\times	0	0	0	0	0	0	0	1	1	×	×	×	16	17	18	19	20		
											1	0	0	Х	\times	×	21	22	23	24	25		
											1	0	1	×	×	×	26	27	28	29	30		
											1	1	0	X	×	×	31	32	33	34	35	~	
											1	1	1	Х	×	X	36	Х	Х	Х	Х	Curs	or
											0	0	0	X	×	×	1	2	3	4	5		
											0	0	1	Х	\times	×	6	7	8	9	10		
											0	1	0	Х	\times	×	11	12	13	14	15	Chara	cter
0	0	0	0	×	0	0	1	0	0	1	0	1	1	Х	×	×	16	17	18	19	20	Pattern	n (1)
											1	0	0	Х	×	×	21	22	23	24	25		
											1	0	1	×	\times	×	26	27	28	29	30		
											1	1	0	X	×	×	31	32	33	34	35	~	
											1	1	1	Х	Х	×	36	×	Х	×	×	Curs	or
											0	0	0	V	~	X	1	2	3	4	5		
											0	0	-	×	×	×	1	2	3 8	4 9			
											0	0	1	~	X	~	6	/	8	9	10		
																						Chara	cter
0	0	0	0	\times	1	1	1	1	1	1												Pattern	n(7)
																						Curs	0r
[Cl		4	1 .	1. : 4	0.4-	2			1 4 - 4			1 - 1	1	- 1. :4-	2.4-	5 (2 1	:4- 0	4	->	Cuis	01
01	2.	CC po lin	3-RA sitio e da	AM an an an ta is	addr id its 1.1	ress s disj bit v	bits play will 1	0 to is fo light	2 d orme up t	esign ed by the c	nate y a lo surso	the o ogica or reg	char al Ol gardl	acte R wi	r the th th of th	patte ne cui e cur	rsor. l sor p	e pos Main resen	ition. tain tl ce	The he 8 th	8 th li line	ne is the If bit 4of	
																						he left)	
	4	. As	s sho	ow T	able	-11	CG-	RAN	A ch	arac	ter p	atter	rns a	re se	elect	ed w	hen c	harac	eter co	ode b	its 4 1	to 7 are a	11 0.

However, since character code bit 3 has no effect, the display example above can be selected by either character code 00H or 08H

5. 1 for CG-ram data corresponds display selection and 0 to non-selection." \times " $\tt Indicates non-effect.$

DOCUMENT NO.	REV.NO	PAGE
	00	11/20

5.2 Interfacing to the MPU

This VFD module can interface in either two 4-bir operations or one 8-bit operation, thus allowing interfacing with 4-bit or 8-bit MPUs.

※ For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. When to use 4-bit parallel data transfer, DB0 to DB3 keep "H" or "L". The data transfer between the VFD module and the MPU is completed after the 4-bit data has been transferred before the four low order bits (for 8-bit operation. DB0 to DB3).

The busy flag (BF) are performed before transferring the higher 4 bits. BF checks are not required before transferring the lower 4 bits.




Fig 4-biti transfer Example (M68)

%For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.

5.3 Reset Function

5.3.1 Power-on reset

An internal reset circuit automatically initializes the module when the power is turn on. The following instructions are executed during the initialization.

- 1) Display clear Fill the DD-RAM with 20H (Space Code)
- Set the address counter to 00H Set the address counter (ACC) to point DD-RAM.

		DOCUMENT NO.	REV.NO	PAGE
			00	12/20
3)	Display on/off control:			
	D=0; Display off			
	B=0; Blinking off			
	C=0; Cursor off			
4)	Entry mode set:			
	L/D=1; Increment by 1			
	S=0; No shift			
5)	Function set			
	IF=1; 8-bit interface data			
	BR0=BR1=0; Brightness=100%			
	N=1; 2-line display			
6)	CPU interface type			
	When JP0=Open; M68 type (Factory Setting)			
	When JP0=Short; i80 type			
5.3	2 External			

In order to use this function, a user must connect the soldering pad "JP1". When the soldering pad "JP1" is open-circuited, this function is not valid and when it is short-circuited, the third hole (pin #3) is used for external reset input. If low level signal longer than 500ns is input into the hole, reset function being same as power on reset is executed.

5.4 Soldering Land Function

Some soldering lands are prepared on the rear side of PCB, to set operating mode of the display module. A soldering iron is required to short soldering lands.

JP0	JP1	FUNCTION	
Open	×	M68 type	MDU tura Salastian
Short	×	I80 type	MPU type Selection
×	Open	Pin #3:No connection	External Reset Section
×	Short	Pin #3: /Reset signal input (Low Active)	External Reset Section
Open	Open	Setting at Factory	

Table-12 Soldering Land OPEN/SHORT Combination Table

 \times :Don't care

	DOCUMENT NO.	REV.NO	PAGE
		00	13/20

6. INSTRUCTIONS

6.1 Outline

Only the instruction register (IR) and data register (DR) of the VFD controller can be controlled by the user's MPU. Before starting the internal operation of the controller, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the controller is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/write signal (R/W), and the data bus (DB0 to DB7), make up the controller instructions (See Table-13). There are four categories of instructions that:

- designate controller functions, such as display format, data length, ect.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Perform miscellaneous functions

Normally instructions that perform data transfer with interval RAM are used the most.

However, auto-increment by 1 (or auto-decrement by 1) of internal RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed. Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the controller is not in the busy state (BF=0) before sending an instruction from the MPU to the nodule. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself.
 Refer to Table-13 for the list of each instruction execution time.

								D	OCUME	ENT NO	. REV.NO	PAG
11 12 1 1	<u> </u>										00	14/2
able –13 Instruction	Set				C	DDE						
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	
Display clear	0	0	0	0	0	0	0	0	0	1	Clear all display sets DD-ram ad 0 in address cour	dres
Cursor Home	0	0	0	0	0	0	0		1	×	position DD	ACC th iifte gina
Entry Mode set	0	0	0	0	0	0	0	1	I/D	S	direction specifies dis	urso ano spla <u>s</u> Theso uring
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Sets all dis ON/OFF(D),curs ON/OFF(C),curs blink of char position(B)	sor
Cursor or display Shift	0	0	0	0	0	1	S/C	R/L	×	×	Shifts display cursor, kee DD-RAM contex	o eping nts.
Function set	0	0	0	0	1	IF	N	×	BR1	BR0	Sets data length number of dis lines (N), brightness (BR1, BR0)	
CGRAM address Setting	0	0	0	1			AC	CG			Sets the CG-I address.	
DDRAM Address setting	0	0	1				ADD				Sets the DD-H address.	
Busy flag & address setting	0	1	BF				ACC				Read busy flag and address co (ACC).	

				DOCUMENT NO.	REV.NO	PA
					00	15/
Data write to CG or DDRAM	1	0	Data writing	Writes data into CC DD-RAM	G-RAM or	
Data Read from CG or DDRAM	1	1	Data reading	Read data from CG-RAM or DD-RAM		
*NOTE	I/D=0 S=1: S/C= S/C= R/L= IF=1 IF=0 N=1: N=0: BR1, BF=1 BF=0	Displa Curso 1: Dis 0: Cur 1: Shi 0: Shi : 8bits 2 Lin 1 Line BR0=	rement ay shift enabled r shift enabled play shift sor move ft to the right ft to the left es display = 00: 100% 01: 75% 10: 50% 11: 25% (Internally operating). pusy (Instruction acceptable)	[Abbreviation] DD-RAM: Display Dat CG-RAM: Character RAM ACG: CG-RAM Addre ADD: DD-RAM Addre ACC: Address Counter	Generater ess ess	
(2) Clears the co(3) Sets the disp(4) Sets the add(5) If the cursor	Clear DB6 D 0 V=0 s tions in ontents lay for ress co	DB5 0 the di of the zero c unter(blayed,	ON DB4 DB3 DB2 DB1 DB0 0 0 0 0 1 splay data RAM (DD-RAM) with address counter (ACC) to 00H. haracter shift (returns original pot ACC) to point to the DD-RAM. moves the cursor to the left mos factor to the left mos factor to the left mos factor.	osition). st character in the top line	e (upper line)	

												DOC	UMEN	NT NO.		REV.NO	1
											ĺ					00	1
6.2.2 Cur	sor H	ome															
	DB7	DB6	DB5	DB4	DB3	DB2	DE	81 DI	30								
	0	0	0	0	0	0	1	>	<								
	R	S=0, I	R/W=0)			I				(02H to	03H	\times :	Don'	't care	
This inst	truction	n															
(1) Clea	ars the	conter	nts of t	he add	ress c	ounte	r (AC	CC) to	00]	H.							
(2) Sets	the ad	ldress	counte	r (AC	C) to p	ooint t	to the	DD-	RAI	M.							
(3) Sets	the di	splay f	for zer	o char	acter s	hift (1	eturr	ns orig	gina	l po	osit	ion).					
(4) If th				ed, mo	ves the	e left	most	chara	cter	in	the	top lin	ie (upp	per lin	ne).		
6.2.3 Ent	•																
	DB7	DB6	DB5	DB4	DB	3 D	B2	DB1	D	B0							
	0	0	0	0	0	1	l	I/D	S	5							
	R	S=0, R	/W=0									(04H to	o 07H			
I/D=0: T The S bi	The add	dress c	ounter	(ACC) is de		entec	1.	fter	eacl	h w	vrite or	read t	o the]	DD-]	RAM.	
The S bi S=1: S=0: The dire For exan DD-RAI	The add t enabl Displa Curso ction i mple, i M. Hoy	lress c le disp ay shif r shift n whic if S=0 wever	ounter lay shi t enable enable th the and I if S=1	(ACC aft, ins led. ed. display /D=1, and I/	c) is de tead of v is shi the cu	ecrem f curs ifted i ursor	entec or sh s opp woul	l. ift , a bosite d shi	in s ft or	sens ne c	e to cha	o that o racter	of the c to the	cursor. right	: after	RAM. r a MPU nd the cur	
The S bi S=1: S=0: The dire For exan DD-RAI maintain	The add t enable Displa Curso ction i mple, i M. How i its po	dress c le disp ay shif r shift n whic if S=0 wever sition	ounter lay shi t enable ch the and I if S=1 on par	(ACC aft, ins led. display /D=1, and I/ nel.	() is det tead of v is shi the cu D=1, t	ecrem f curs ifted i ursor the dis	entec or sh s opp woul splay	l. ift , a posite d shi	in s ft oi d sł	sens ne o nift	e to cha one	o that o racter e chara	of the c to the cter to	cursor. right the le	: after eft an	r a MPU nd the cur	sor v
The S bi S=1: S=0: The dire For exan DD-RAN maintain The cur	The add t enabl Displa Curso ction i mple, i M. How t its po sor w	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro	ounter lay shi t enable enable and t if S=1 on par eady 1	(ACC ift, ins led. ed. display /D=1, and I/ nel. pe shi	() is detend of tead of the cut D=1, 1	ecrem f curs ifted i ursor the dis n the	entec or sh s opp woul splay dire	l. ift , a posite d shi woul	in s ft oi ld sh sel	sens ne c nift	se to cha one ed	o that o racter e chara by I/I	of the of to the cter to D duri	cursor. right the le	: after eft an eads	r a MPU nd the cur of the I	sor v
The S bi S=1: S=0: The dire For exan DD-RAN maintain The cur irrespect	The add t enabl Displa Curso ction i mple, i M. How the sor w sor w tive of	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro the va	ounter lay shi t enable th the o and I if S=1 on par eady 1 lue of	(ACC ift, ins led. display /D=1, and I/ nel. be shi S. Sim	() is detend of tead of the current $D=1, 1$ fited in interval	ecrem f curs ifted i ursor the dis n the readin	entec or sh s opp woul splay dire	l. ift , a posite d shi woul	in s ft oi ld sh sel	sens ne c nift	e to cha one ed	o that o racter e chara by I/I	of the of to the cter to D duri	cursor. right the le	: after eft an eads	r a MPU nd the cur	sor v
The S bi S=1: S=0: The dire For exan DD-RAN maintain The cur irrespect Also bot	The add t enable Displa Curso ction i mple, i M. How i its po sor w tive of th lines	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro the va s are sh	ounter lay shi t enable enable and I if S=1 on par eady I lue of nifted s	(ACC ift, ins led. ed. display /D=1, and I/ nel. be shi S. Sim simulta	() is detend of tread of the current $D=1, 1$ fied in nilarly aneous	ecrem f curs ifted i ursor the dis n the reading	entec or sh s opp woul splay dire ng ar	I. ift, a posite d shi woul ection id wri	in s ft or d sh sel ting	sens ne c nift lecte g the	e to cha one ed e C	o that o racter e chara by I/I G-RAN	of the of to the cter to D duri	cursor. right the le	: after eft an eads	r a MPU nd the cur of the I	sor v
The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot Table	The add t enable Displa Curso etion i mple, i M. How i its po sor w tive of h lines -14 Cu	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro the va	ounter lay shi t enable ch the o and I if S=1 on par eady 1 lue of nifted s ove ar	(ACC ift, ins led. display /D=1, and I/ nel. S. Sim simulta ad Disp	() is detend of the ad of the current $D=1, 1$ fited in interval	ecrem f curse ifted i ursor the dis the dis n the reading sly. nift by	entec or sh s opp woul splay dire ng ar 7 the	I. ift, a posite d shi woul ection d wri "Entr	in s ft or d sh sel ting	sens ne c nift lecte g the	e to cha one ed e C	o that o racter e chara by I/I G-RAM et"	of the c to the cter to O duri A alwa	cursor. right the le ing re ays shi	after eft an eads ift th	r a MPU nd the cur of the I ne cursor.	sor v
The S bi S=1: S=0: The dire For exan DD-RAN maintain The cur irrespect Also bot	The add t enable Displa Curso etion i mple, i M. How i its po sor w tive of th lines -14 Cu	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro the va s are sh rsor m	ounter lay shi t enable th the of and I if S=1 on par eady I lue of hifted s ove ar A	(ACC ft, ins led. display /D=1, and I/ nel. S. Sim simulta nd Disp fter w	() is detend of tead of the current $D=1, 1$ fited in initiarly aneous play short short short short riting 1	ifted i irsor the dist reading sly. nift by DD-R	entec or sh s opp woul splay dire ng ar <u>7 the</u> AM	I. ift, a posite d shi woul ection d wri <u>"Entr</u> data	in s ft or d sh sel ting y M	sens ne c nift decte g the	e to cha one ed e Co e Se	o that o racter e charac by I/I G-RAM et" Afte	of the control to the	cursor. right the le ng re ays shi	: after eft an eads ift th D-R/	r a MPU nd the cur of the I ne cursor. AM data	sor v
The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot Table	The add t enable Displa Curso etion i mple, i M. How i its po sor w tive of h lines -14 Cu	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro the va s are sh rsor m	ounter lay shi t enable enable and I if $S=1$ on par eady I lue of hifted s ove ar A	(ACC ft, ins led. display /D=1, and I/ nel. S. Sim simulta nd Disp fter w	() is detend of tead of the cu D=1, 1 fited in initiarly aneous play sl riting 1	ifted i irsor the dist reading sly. nift by DD-R	entec or sh s opp woul splay dire ng ar <u>7 the</u> AM	I. ift, a posite d shi woul ection d wri <u>"Entr</u> data	in s ft or d sh sel ting y M	sens ne c nift decte g the	e to cha one ed e Co e Se Th	o that o racter e charac by I/I G-RAM et" Afte	of the of to the cter to O duri A alwa r read or mo	cursor. right the le ng re ays shi	: after eft an eads ift th D-R/	r a MPU nd the cur of the I ne cursor.	sor v
The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot Table	The add t enable Displa Curso ction i mple, i M. How i its po sor w tive of th lines -14 Cu S 0	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro the va s are sh rsor m Th lef	ounter lay shi t enable enable and I if $S=1$ on par eady I lue of hifted s ove ar A	(ACC ft, ins led. display /D=1, and I/ nel. S. Sim simulta d Disp fter was	() is detend of tead of the current of the current	ifted i irsor the dist reading sly. DD-R one c	entec or sh s opp woul splay dire ng ar <u>7 the</u> AM harac	I. ift, a posite d shi woul ection d wri <u>"Entr</u> data cter t	in s ft or d sh sel ting y M o th	sens ne o nift lecte g the lode	e to cha one ed e Co e Se Th to	o that o racter e chara by I/I G-RAM et" Afte he curs the lef	of the control to the	cursor. right the le ng re ays shi ing DI wes on	after eft an eads ift th D-RA	r a MPU nd the cur of the I ne cursor. AM data	sor v DD-F
The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot Table	The add t enable Displa Curso etion i mple, i M. How i its po sor w tive of th lines -14 Cu	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro the va s are sh rsor m Th lef	ounter lay shi t enable th the of and I if $S=1$ on par eady I lue of hifted s ove ar A te cur t.	(ACC ft, ins led. display /D=1, and I/ nel. S. Sim simulta d Disp fter was	() is detend of tead of the current of the current	ifted i irsor the dist reading sly. DD-R one c	entec or sh s opp woul splay dire ng ar <u>7 the</u> AM harac	I. ift, a posite d shi woul ection d wri <u>"Entr</u> data cter t	in s ft or d sh sel ting y M o th	sens ne o nift lecte g the lode	e to cha one ed e Co e Se Th to Th	o that o racter e chara by I/I G-RAM et" Afte he curs the lef	of the of to the cter to O duri A alwa r read or mov t. sor mov	cursor. right the le ng re ays shi ing DI wes on	after eft an eads ift th D-RA	r a MPU ad the cur of the I ae cursor. AM data aracter	sor v DD-F
The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot Table- I/D 0 1	The add t enable Displa Curso ction i mple, i M. How i its po sor w tive of h lines -14 Cu S 0 0	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro the va s are sh rsor m Th lef Th rig	ounter lay shi t enable ch the o and I if $S=1$ on par eady 1 lue of hifted s ove ar A e curve t.	(ACC ift, ins led. ed. display /D=1, and I/ nel. be shi S. Sim simulta d Disp fter w sor m	() is detend of tread of the cu D=1, 1 fted in illarly neous play sl riting 1 oves of	ecrem f curse ifted i ursor the dis n the readingly. nift by DD-R one come	entec or sh s opp woul splay dire ng ar <u>/ the</u> AM harao	I. ift, a: posite d shi woul ection d wri data cter t cter t	in s ft or d sh sel ting y M o th o th	sens ne c nift lecte g the lode ne ne	e to cha one ed e C e Se Th to Th th	o that o racter e chara by I/I G-RAM et" Afte he curs the lef he curs e right.	of the control to the	cursor. right the le ing re ays shi ing DI ves on	after eft an eads ift th D-RA ne ch	r a MPU ad the cur of the I ae cursor. AM data aracter	SOF V DD-F
The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot Table	The add t enable Displa Curso ction i mple, i M. How i its po sor w tive of th lines -14 Cu S 0	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro the va s are sh rsor m the lef Th rig Th	ounter lay shi t enable enable it enable and I if $S=1$ on par eady I lue of hifted s ove ar A ie cur t. e cur t.	(ACC ift, ins led. display /D=1, and I/ nel. S. Sim simulta d Disp fter was sor m	() is detend of the ad of the ad of the an $D=1, 1$ fited in interval of the an $D=1, 1$ fited in interval of the advectory of the advectory of the advectory of the advectory of the advectory of the advectory of the advectory of the advectory of the advectory of the advectory of the advectory of the advectory of the advectory of the advectory	ecrem f curse ifted i ursor the dis n the reading sly. nift by DD-R one consector	entec or sh s opp woul splay dire ng an <u>7 the</u> AM harao	I. ift, a: posite d shi woul ection d wri data cter t cter t	in s ft or d sh sel ting y M o th o th	sens ne c nift lecte g the lode ne ne	e to cha ond ed e C e Se Th to Th th Th	o that o racter e chara by I/I G-RAM et" Afte he curs the lef he curs e right.	of the control to the	cursor. right the le ing re ays shi ing DI ves on	after eft an eads ift th D-RA ne ch	r a MPU ad the cur of the I ae cursor. AM data aracter characte	SOF V DD-F
The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot Table- I/D 0 1	The add t enable Displa Curso ction i mple, i M. How i its po sor w tive of h lines -14 Cu S 0 0	dress c le disp ay shif r shift n whic if S=0 wever sition ill alro the va s are sh rsor m Th lef Th rig Th rig Th	ounter lay shi t enable ch the o and I if $S=1$ on par eady 1 lue of hifted s ove ar A e curve t. he curve t. he curve t.	(ACC ift, ins led. display /D=1, and I/ nel. S. Sin simulta d Disp fter w sor m sor m olay s hout c lay sh	c) is det tead of the cu D=1, f fted if nilarly neous olay sl riting f oves of hifts of ifts on	ifted i irsor the dist n the dist	entec or sh s opp woul splay dire ng ar <u>7 the</u> AM harao harao e.	I. ift, a: posite d shi woul ection d wri data cter t cter t	in s ft or ld sh sel ting y M o th o th o th	sens ne conift decte g the fode ne ne ne	e to cha ed ed e C E Se Th to Th th Th th	o that o racter e chara by I/I G-RAM et" Afte he curs the lef he curs e right. he curs e left.	of the of to the cter to O duri A alwa r read or mov t. sor mov	cursor. right the le ng re ays shi ing DI ves on oves o	after after eft an eads ift th D-RA ne ch one one	r a MPU ad the cur of the I ae cursor. AM data aracter characte	SOF V DD-F

Downloaded from <u>Elcodis.com</u> electronic components distributor

									DOCUMENT NO.	REV.NO	PA
										00	17/
6.2.4 Dis	splay C	N/OF	FF								
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	0	0	0	0	1	D	С	В			
	RS	S=0, R/	/W=0		11				08H to 0FH		
									\times : Don't care		
This instru			variou			-	play.				
	: Displa	-			Displa	-					
	: Cursor				Cursor						
	: Blinkii	-			blinkin	-	m a 1 a m	1 o 11 o m o	lignlary of a sharestar		
The curso		-		-					lisplay of a character.		
6.2.5 Cu			-	-	abbut	1.0 112		511 50,	(0)		
0.2.5 04		DB6		DB4	DB3	DB2	DB1	DB0			
	_										
	0	0	0	1	S/C	R/I	0	0			
	0	0 1-0 P	0	1	S/C	R/L	0	0			
		0 S=0, R/		1	S/C	R/L	0	0	10H to 1FH ≺ : Don't corre		
This in	RS	5=0, R/	/W=0						\times : Don't care	ght without	read
	RS	S=0, R/	/W=0							ght, without	read
or writi	RS structior ng DD-	∐ S=0, R/ n shifts RAM.	W=0	splay a	and/or 1	noves	the cur	sor on c	\times : Don't care haracter to the left or ri	-	read
or writi The S/C	RS struction ng DD-1 C bit sele	S=0, R/ shifts RAM. ects mo	/W=0 s the di	isplay a	and/or 1 e curso	noves	the cur	sor on c	\times : Don't care	-	read
or writi The S/C S/C=1:	RS structior ng DD- C bit selo Shift bo	5=0, R/ shifts RAM. ects mo oth curs	W=0/W=0/W=0/W=0/W=0/W=0/W=0/W=0/W=0/W=0/	isplay a	and/or 1 e curso	noves	the cur	sor on c	\times : Don't care haracter to the left or ri	-	read
or writi The S/C S/C=1: S/C=0:	RS struction ng DD- C bit seld Shift bo Shift cu	5=0, R/ S=0, R/ RAM. ects mo oth curs	/W=0 s the di oveme: sor and nly	splay and the second se	and/or 1 e curso y	noves or or me	the cur	sor on cl	\times : Don't care haracter to the left or ri	-	read
or writi The S/C S/C=1: S/C=0:	RS structior ng DD-J C bit selo Shift bo Shift cu L bit selo	5=0, R/ shifts RAM. ects mo oth curs irsor of ects lef	/W=0 s the di soveme: sor and nly ft ward	splay ant of th displa	and/or 1 e curso y	noves or or me	the cur	sor on cl	\times : Don't care haracter to the left or ri n the cursor and the disp	-	read
or writi The S/C S/C=1: S/C=0: The R/I	RS structior ng DD-1 C bit seld Shift bo Shift cu C bit seld Shift or	5=0, R/ shifts RAM. ects mo oth curs ursor or ects let ne char	/W=0 s the di soveme: sor and nly ft ward racter r	isplay a nt of th l displa l or righ ight	and/or 1 e curso y	noves or or me	the cur	sor on cl	\times : Don't care haracter to the left or ri n the cursor and the disp	-	read
or writi The S/C S/C=1: S/C=0: The R/I R/L=1:	RS structior ng DD-1 C bit seld Shift bo Shift cu C bit seld Shift or	5=0, R/ shifts RAM. ects mo oth curs ursor or ects let ne char	/W=0 s the di soveme: sor and nly ft ward racter r	isplay a nt of th l displa l or righ ight	and/or 1 e curso y	noves or or me	the cur	sor on cl	\times : Don't care haracter to the left or ri n the cursor and the disp	-	read
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0:	RS structior ng DD-1 C bit seld Shift bo Shift cu C bit seld Shift or	5=0, R/ shifts RAM. ects mo oth curs rsor on ects lef ne char ne char	/W=0 s the di soveme: sor and nly ft ward racter r racter l	isplay a nt of th l displa l or righ ight eft	and/or 1 e curso y	noves or or me	the cur	sor on cl	\times : Don't care haracter to the left or ri n the cursor and the disp	-	read
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0: Table-1	RS structior ng DD-1 C bit seld Shift bc Shift cu C bit seld Shift or Shift or Shift or	S=0, R/ a shifts RAM. ects mo oth curs irsor or ects lef ne char ne char	/W=0 s the di soveme: sor and nly ft ward racter r racter 1 lay shi	isplay a nt of th l displa l or rigl ight eft ft	and/or 1 e curso y	noves or or me	the cur	sor on cl	X: Don't care haracter to the left or ri n the cursor and the disp olay and/or cursor.	-	read
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0:	RS structior ng DD-1 C bit seld Shift bo Shift cu C bit seld Shift or Shift or	S=0, R/ a shifts RAM. ects mo oth curs irsor or ects lef ne char ne char	/W=0 s the di soveme: sor and nly ft ward racter r racter l	isplay a nt of th l displa l or rigl ight eft ft	and/or 1 e curso y	noves or or me	the cur	sor on cl	\times : Don't care haracter to the left or ri n the cursor and the disp	-	read
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0: Table-1	RS structior ng DD-1 C bit seld Shift bc Shift cu C bit seld Shift or Shift or Shift or	S=0, R/ a shifts RAM. ects mo oth curs rrsor or ects lef ne char ne char r/Disp	/W=0 s the di soveme: sor and nly ft ward racter r racter l lay shi rsor sh	isplay a nt of th l displa l or rigl ight eft ft ift	and/or 1 e curso y	noves or or mo	the cur ovemen ment of	sor on cl	X: Don't care haracter to the left or ri n the cursor and the disp olay and/or cursor.	-	read
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0: Table-1	RS structior ng DD-1 C bit seld Shift bc Shift or Shift or Shift or 5 Curso	S=0, R/ a shifts RAM. ects mo oth curs rrsor or ects lef ne char ne char r/Disp Cur Mc	/W=0 /W=0 s the di sor and nly ft ward racter r racter 1 lay shi rsor sh	isplay a nt of th l displa l or righ ight eft ft ift e charac	and/or 1 e curso y nt ward	noves or or mo mover the left	the cur ovemen ment of	sor on cl	 X: Don't care haracter to the left or rinth the cursor and the dispolay and/or cursor. Display shift 	-	read
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0: Table-1 S/C 0	RS structior ng DD-1 C bit seld Shift bc Shift or Shift or Shift or 5 Curso R/L 0	S=0, R/ a shifts RAM. ects mo oth curs rrsor or ects let ne char r/Disp Cur Mc Mc	/W=0 /W=0 s the di sor and sor and nly ft ward racter r racter r lay shi rsor sh ove one	isplay a nt of th l displa l or righ ight eft ft ift e charac	and/or r e curso y nt ward cter to r	noves or or mover mover the left	the cur ovemen ment of	sor on cl at of both	 ×: Don't care haracter to the left or rinth the cursor and the dispolay and/or cursor. Display shift No shift 	blay.	read
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0: Table-1 S/C 0 0	RS structior ng DD-1 C bit seld Shift bc Shift cu C bit seld Shift or Shift or 5 Curso R/L 0 1	S=0, R/ a shifts RAM. ects mo oth curs rrsor of ects lef ne char r/Disp Cur Mc Mc	/W=0 /W=0 s the di sor and nly ft ward racter r acter r lay shi rsor sh ove one ift one	isplay a nt of th l displa l or righ ight eft ft ift e charac charac	e curso y nt ward cter to t	noves or or mo mover the left the right ne left	the cur ovemen ment of nt with di	sor on cl at of both f the disp	 X: Don't care haracter to the left or right the cursor and the disposed olay and/or cursor. Display shift No shift No shift 	blay.	read

This instr line and b This instr The IF bit IF=1	DB7 DE 0 0 RS=0 uction se rightness uction in selects	36 DB5 1 0, R/W=0 ets width s control. uitializes the	IF	DB3 N bus lin	DB2	DB1 BR1	DB0 BR2		00	18/2
This instr line and b This instru The IF bit IF=1	DB7 DE 0 0 RS=0 uction se rightness uction in selects	36 DB5 1 0, R/W=0 ets width s control. uitializes the	IF	N	1	1	-			
This instr line and b This instr The IF bit IF=1	0 0 RS=0 uction se rightness uction in selects	1 D, R/W=0 ets width s control. uitializes t	IF	N	1	1	-			
This instr line and b This instru The IF bit IF=1	RS=0 uction se rightness uction in selects), R/W=0 ets width s control.			×	BR1	BR2			
line and b This instru The IF bit IF=1	uction se rightness uction in selects	ets width s control. iitializes t	of data	bus lii	I	I				
line and b This instru The IF bit IF=1	rightness uction in	s control. nitializes ti	of data	bus lii				20H to 3FH		
line and b This instru The IF bit IF=1	rightness uction in	s control. nitializes ti	of data	bus lii				X: Don't care		
This instru The IF bit IF=1	uction in	itializes t			ne.(wh	en to u	se parall	lel interface. IM=1). Th	e number of	disp
The IF bit IF=1	selects									
IF=1		haturaan -	he syste	em, and	l must	be the f	irst inst	ruction executed after po	ower-on.	
	. 0 1.4 0	between a	n 8-bit	or 4-bi	t bus v	vidth in	terface.			
	: 8-011 C	PU interf	ace usir	ng DB7	to DE	80				
IF=0	: 4-bit C	PU interf	ace usir	ng DB7	to DE	84				
The N bit										
		2 line disp	•	-		-	,			
		-		-		-		. A41 to A80 fixed Low		
BR1, BR() flag is (-			o modu	-	se width of Anode outpu	it as follows.	
		BRI	l	BR0			Bright			
		0		0			100			
		0		1				5%		
		1		0)%		
()70			1	1			25	5%		
6.2.7 Se		AM Add B6 DB5		DB3	DB2	וחח				
Г	$\begin{array}{c c} DB & D \\ \hline 0 & 1 \end{array}$		DB4	AC		DB1	DB0			
	0 1			ACG	J					
	RS=0), R/W=0						40H to 7FH		
								×: Don't care		
This instru	ction									
(1) Load a							<i>,</i>			
(2) Sets th										
								nts of the address cou		
	•		•					nined by the "Entry Mod		
								essing CG-RAM, is 6-bit	t, so the cour	iter v
-				ore that	n 64 by	tes of c	lata are	written to CG-RAM		
6.2.8 Set				002	002	001				
Г	DB/ D	B6 DB5	DB4	DB3	DB2	DB1	DB0	ſ		
	1			ADE)					
L	RS=0), R/W=0						80H to A7H (1-	-Line)	
								C0H to E7h (2-	-line)	
								×: Don't care		

DOCUMENT NO.	REV.NO	PAGE
	00	19/20

This instruction

(1) Loads a new 7-bit address into the address counter (ACC).

(2) Sets the address counter (ACC) to point to the DD-RAM.

Once the "Set DD-RAM Address" instruction has been executed, the contents of the address counter (ACC) will be automatically modified after each access of DD-RAM, as selected by the "Entry Mode Set" instruction.

Table-16 Valid DD-RAM address Ranges

	Number of Character	Address Range
1 st line	40	00H to 27H
2 nd line	40	40H to 67H

6.2.9 Read Busy Flag and Address

DB7	DB6 DB5	DB4	DB3	DB2	DB1	DB0
BF			ACC	2		

RS=0, R/W=1

Read busy flag and address reads the flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress.

BF=1: busy state

BF=0: ready for next instruction, command receivable.

The next instruction will not be accepted until BF is reset to 0.Check the BF status before the next write operation. At the same time, the value of the address counter (ACC) in binary AAAAAAA is read out. This address counter (ACC) is used by both CG-RAM and DD-RAM address and its value is determined by the previous instruction. The address counter are the same as for instructions set CG-RAM address and set DD-RAM address.

6.2.10 Write Data to CG or DD-RAM

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

Data Read

RS=1, R/W=1

This instruction writes 8-bit binary data (DB7 to DB0) from CG-RAM or DD-RAM.

The previous designation determines whether CG-RAM or DD-RAM is to be read.

Before entering this read instruction, either CG-RAM or DD-RAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor shift instruction (when reading out DD-RAM). The operation of the cursor shift instruction is the same as the set DD-RAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1.

	DOCUMENT NO.	REV.NO	PAGE	
		00	20/20	

Note: The address counter (ACC) is automatically incremented or decremented by 1 after the write instructions to CG-RAM or DD-RAM are executed. The RAM data selected by the ACC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DD-RAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.

7. 0PERATING RECOMMENDATIONS

- 7.1 Avoid applying excessive shock or vibration beyond the specification for the VFD module.
- 7.2 Since VFDs are made of glass material, careful handling is required.i.e. Direct impact with hard material to the glass surface (especially exhaust tip) may crack the glass.
- 7.3 When mounting the VFD module to your system, leave a slight gap between the VFD glass and your front panel. The module should be mounted without stress to avoid flexing of the PCB.
- 7.4 Avoid plugging or unplugging the interface connection with the power on, otherwise it may cause the severe damage to input circuitry.
- 7.5 Slow starting power supply may cause non-operation because one chip Mico won't be reset.
- 7.6 Exceeding any of maximum ratings may cause the permanent damage.
- 7.7 Since the VFD modules contain high voltage source, careful handing is required during powered on.
- 7.8 When the power is turned off, the capacitor dose not discharge immediately. The high voltage applied to the VFD must not contact to the ICs. And the short-circuit of mounted components on PCB within 30 times the specified current consumption when the power is turned on.
- 7.9 The power supply must be capable of providing at least 3 times the rated current, because the surge current can be more than 3 times the specified current consumption when the power is turned on.
- 7.10 Avoid using the module where excessive noise interference is expected. Noise may affects the Interface signal and causes improper operation. And it is important to keep the length of the interface cable less than 50cm.
- 7.11 Since all VFD modules contain C-MOS ICs, anti-static handing procedures are always required.