


SBCX-X  
S/T Bus Interface Circuit Extended  
PEB/PEF 3081 Version 1.3



Wired  
Communications



Never stop thinking.

**Edition 2000-09-27**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
D-81541 München, Germany**

**© Infineon Technologies AG 9/28/00.  
All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

SBCX-X

S/T Bus Interface Circuit Extended

PEB/PEF 3081 Version 1.3

Preliminary

Wired  
Communications



Never stop thinking.

---

**PEB 3081**

**Preliminary**

**Revision History:          2000-09-27**

**DS 1**

---

Previous Version:

Page	Subjects (major changes since last revision)

---

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at <http://www.infineon.com>



<b>Table of Contents</b>		<b>Page</b>
<b>1</b>	<b>Overview</b> .....	12
1.1	Features .....	15
1.2	Logic Symbol .....	17
1.3	Typical Applications .....	18
<b>2</b>	<b>Pin Configuration</b> .....	19
<b>3</b>	<b>Description of Functional Blocks</b> .....	25
3.1	General Functions and Device Architecture .....	25
3.2	Microcontroller Interface .....	27
3.2.1	Serial Control Interface (SCI) .....	28
3.2.2	Programming Sequences .....	29
3.2.3	Interrupt Structure .....	32
3.2.4	Reset Generation .....	33
3.2.5	Timer Modes .....	35
3.2.6	Activation Indication via Pin ACL .....	37
3.3	S/T-Interface .....	38
3.3.1	S/T-Interface Coding .....	40
3.3.2	S/T-Interface Multiframeing .....	42
3.3.3	Data Transfer and Delay between IOM-2 and S/T .....	44
3.3.4	Transmitter Characteristics .....	47
3.3.5	Receiver Characteristics .....	48
3.3.6	S/T Interface Circuitry .....	49
3.3.6.1	External Protection Circuitry .....	49
3.3.7	S/T Interface Delay Compensation (TE/LT-T mode) .....	51
3.3.8	Level Detection Power Down .....	52
3.3.9	Transceiver Enable/Disable .....	52
3.3.10	Test Functions .....	53
3.4	Clock Generation .....	55
3.4.1	Description of the Receive PLL (DPLL) .....	58
3.4.2	Jitter .....	58
3.4.3	Oscillator Clock Output C768 .....	59
3.5	Control of Layer-1 .....	60
3.5.1	State Machine TE and LT-T mode .....	62
3.5.1.1	State Transition Diagram (TE, LT-T) .....	62
3.5.1.2	States (TE, LT-T) .....	64
3.5.1.3	C/I Codes (TE, LT-T) .....	66
3.5.1.4	Infos on S/T (TE, LT-T) .....	68
3.5.2	State Machine LT-S Mode .....	69
3.5.2.1	State Transition Diagram (LT-S) .....	69
3.5.2.2	States (LT-S) .....	70
3.5.2.3	C/I Codes (LT-S) .....	71
3.5.2.4	Infos on S/T (LT-S) .....	73

<b>Table of Contents</b>		<b>Page</b>
3.5.3	State Machine NT Mode .....	74
3.5.3.1	State Transition Diagram (NT) .....	74
3.5.3.2	States (NT) .....	75
3.5.3.3	C/I Codes (NT) .....	76
3.5.4	Command / Indicate Channel Codes (C/I0) - Overview .....	78
3.6	Control Procedures .....	79
3.6.1	Example of Activation/Deactivation .....	79
3.6.2	Activation initiated by the Terminal .....	80
3.6.3	Activation initiated by the Network Termination NT .....	81
3.7	IOM-2 Interface .....	82
3.7.1	IOM-2 Handler .....	85
3.7.1.1	Controller Data Access (CDA) .....	87
3.7.2	Serial Data Strobe Signal and Strobed Data Clock .....	96
3.7.2.1	Serial Data Strobe Signal .....	96
3.7.2.2	Strobed IOM-2 Bit Clock .....	98
3.7.3	IOM-2 Monitor Channel .....	99
3.7.3.1	Handshake Procedure .....	100
3.7.3.2	Error Treatment .....	103
3.7.3.3	MONITOR Channel Programming as a Master Device .....	105
3.7.3.4	MONITOR Channel Programming as a Slave Device .....	106
3.7.3.5	MONITOR Time-Out Procedure .....	107
3.7.3.6	MONITOR Interrupt Logic .....	108
3.7.4	C/I Channel Handling .....	109
3.7.5	D-Channel Access Control .....	110
3.7.5.1	TIC Bus D-Channel Access Control .....	111
3.7.5.2	S-Bus Priority Mechanism for D-Channel .....	113
3.7.5.3	S-Bus D-Channel Control in LT-T .....	115
3.7.5.4	D-Channel Control in the Intelligent NT (TIC- and S-Bus) .....	115
3.7.6	Activation/Deactivation of IOM-2 Interface .....	119
3.8	Auxiliary Interface .....	122
<b>4</b>	<b>Detailed Register Description .....</b>	<b>124</b>
4.1	Transceiver and C/I Registers .....	132
4.1.1	TR_MODE2 - Transceiver Mode Register 2 .....	132
4.1.2	CIR0 - Command/Indication Receive 0 .....	133
4.1.3	CIX0 - Command/Indication Transmit 0 .....	134
4.1.4	CIR1 - Command/Indication Receive 1 .....	134
4.1.5	CIX1 - Command/Indication Transmit 1 .....	135
4.1.6	TR_CONF0 - Transceiver Configuration Register 0 .....	135
4.1.7	TR_CONF1 - Transceiver Configuration Register 1 .....	137
4.1.8	TR_CONF2 - Transmitter Configuration Register 2 .....	137
4.1.9	TR_STA - Transceiver Status Register .....	139
4.1.10	TR_CMD - Transceiver Command Register .....	140

<b>Table of Contents</b>		<b>Page</b>
4.1.11	SQRR1 - S/Q-Channel Receive Register 1 .....	141
4.1.12	SQXR1- S/Q-Channel TX Register 1 .....	142
4.1.13	SQRR2 - S/Q-Channel Receive Register 2 .....	142
4.1.14	SQXR2 - S/Q-Channel TX Register 2 .....	143
4.1.15	SQRR3 - S/Q-Channel Receive Register 3 .....	143
4.1.16	SQXR3 - S/Q-Channel TX Register 3 .....	143
4.1.17	ISTATR - Interrupt Status Register Transceiver .....	144
4.1.18	MASKTR - Mask Transceiver Interrupt .....	145
4.1.19	TR_MODE - Transceiver Mode Register 1 .....	145
4.2	Auxiliary Interface Registers .....	147
4.2.1	ACFG1 - Auxiliary Configuration Register 1 .....	147
4.2.2	ACFG2 - Auxiliary Configuration Register 2 .....	147
4.2.3	AOE - Auxiliary Output Enable Register .....	148
4.2.4	ARX - Auxiliary Interface Receive Register .....	148
4.2.5	ATX - Auxiliary Interface Transmit Register .....	149
4.3	IOM-2 and MONITOR Handler .....	150
4.3.1	CDAXy - Controller Data Access Register xy .....	150
4.3.2	XXX_TSDPxy - Time Slot and Data Port Selection for CHxy .....	151
4.3.3	CDAX_CR - Control Register Controller Data Access CH1x .....	152
4.3.4	TR_CR - Control Register Transceiver Data (IOM_CR.CI_CS=0) ...	153
4.3.5	TRC_CR - Control Register Transceiver C/I0 (IOM_CR.CI_CS=1) ...	154
4.3.6	DCI_CR - Control Register for CI1 Handler (IOM_CR.CI_CS=0) ...	154
4.3.7	DCIC_CR - Control Register for CI0 Handler (IOM_CR.CI_CS=1) ...	155
4.3.8	MON_CR - Control Register Monitor Data .....	156
4.3.9	SDSx_CR - Control Register Serial Data Strobe x .....	157
4.3.10	IOM_CR - Control Register IOM Data .....	158
4.3.11	STI - Synchronous Transfer Interrupt .....	160
4.3.12	ASTI - Acknowledge Synchronous Transfer Interrupt .....	161
4.3.13	MSTI - Mask Synchronous Transfer Interrupt .....	161
4.3.14	SDS_CONF - Configuration Register for Serial Data Strokes .....	162
4.3.15	MCDA - Monitoring CDA Bits .....	163
4.3.16	MOR - MONITOR Receive Channel .....	163
4.3.17	MOX - MONITOR Transmit Channel .....	163
4.3.18	MOSR - MONITOR Interrupt Status Register .....	164
4.3.19	MOCR - MONITOR Control Register .....	164
4.3.20	MSTA - MONITOR Status Register .....	165
4.3.21	MCONF - MONITOR Configuration Register .....	165
4.4	Interrupt and General Configuration .....	166
4.4.1	ISTA - Interrupt Status Register .....	166
4.4.2	MASK - Mask Register .....	167
4.4.3	AUXI - Auxiliary Interrupt Status Register .....	167
4.4.4	AUXM - Auxiliary Mask Register .....	168

<b>Table of Contents</b>		<b>Page</b>
4.4.5	MODE1 - Mode1 Register .....	168
4.4.6	MODE2 - Mode2 Register .....	170
4.4.7	ID - Identification Register .....	171
4.4.8	SRES - Software Reset Register .....	171
4.4.9	TIMR - Timer Register .....	172
<b>5</b>	<b>Electrical Characteristics</b> .....	<b>173</b>
5.1	Absolute Maximum Ratings .....	173
5.2	DC Characteristics .....	174
5.3	Capacitances .....	175
5.4	Oscillator Specification .....	176
5.5	AC Characteristics .....	177
5.6	IOM-2 Interface Timing .....	178
5.7	Serial Control Interface (SCI) Timing .....	181
5.8	Reset .....	182
5.9	S-Transceiver .....	183
5.10	Recommended Transformer Specification .....	184
<b>6</b>	<b>Package Outlines</b> .....	<b>185</b>
<b>7</b>	<b>Appendix</b> .....	<b>187</b>



<b>List of Figures</b>	<b>Page</b>
Figure 1	Logic Symbol of the SBCX-X . . . . . 17
Figure 2	Applications of the SBCX-X . . . . . 18
Figure 3	Pin Configuration of the SBCX-X (P-MQFP-44) . . . . . 19
Figure 4	Pin Configuration of the SBCX-X (P-TQFP-48) . . . . . 20
Figure 5	Functional Block Diagram of the SBCX-X . . . . . 26
Figure 6	Serial Control Interface Timing . . . . . 28
Figure 7	Serial Control Interface Timing . . . . . 29
Figure 8	Interrupt Status and Mask Registers . . . . . 32
Figure 9	Reset Generation. . . . . 33
Figure 10	Timer Interrupt Status Registers . . . . . 35
Figure 11	Timer Register . . . . . 36
Figure 12	ACL Indication of Activated Layer 1 on TE side. . . . . 37
Figure 13	ACL Configuration . . . . . 37
Figure 14	Wiring Configurations in User Premises . . . . . 39
Figure 15	S/T-Interface Line Code. . . . . 40
Figure 16	Frame Structure at Reference Points S and T (ITU I.430). . . . . 41
Figure 17	Data Delay between IOM-2 and S/T Interface (TE mode only) . . . . . 44
Figure 18	Data Delay between IOM-2 and S/T Interface with S/G Bit Evaluation (TE mode only) . . . . . 45
Figure 19	Data Delay between IOM-2 and S/T Interface with 8 IOM Channels (LT-S/NT mode only) . . . . . 46
Figure 20	Data Delay between IOM-2 and S/T Interface with 3 IOM Channels and Maximum Receive Delay (LT-S/NT mode only). . . . . 46
Figure 21	Equivalent Internal Circuit of the Transmitter Stage . . . . . 47
Figure 22	Equivalent Internal Circuit of the Receiver Stage . . . . . 48
Figure 23	Connection of Line Transformers and Power Supply to the SBCX-X . . . . . 49
Figure 24	External Circuitry for Transmitter . . . . . 50
Figure 25	External Circuitry for Symmetrical Receivers. . . . . 51
Figure 26	Disabling of S/T Transmitter . . . . . 52
Figure 27	External Loop at the S/T-Interface . . . . . 53
Figure 28	Clock System of the SBCX-X. . . . . 55
Figure 29	Phase Relationships of SBCX-X Clock Signals . . . . . 58
Figure 30	Buffered Oscillator Clock Output . . . . . 59
Figure 31	Layer-1 Control . . . . . 60
Figure 32	State Diagram Notation . . . . . 61
Figure 33	State Transition Diagram (TE, LT-T) . . . . . 63
Figure 34	State Transition Diagram of Unconditional Transitions (TE, LT-T) . . . . . 64
Figure 35	State Transition Diagram (LT-S) . . . . . 69
Figure 36	State Transition Diagram (NT) . . . . . 74
Figure 37	Example of Activation/Deactivation Initiated by the Terminal . . . . . 79
Figure 38	Example of Activation/Deactivation initiated by the Terminal (TE). Activation/Deactivation completely under Software Control . . . . . 80

<b>List of Figures</b>	<b>Page</b>	
Figure 39	Example of Activation/Deactivation initiated by the Network Termination (NT). Activation/Deactivation completely under Software Control . . . . .	81
Figure 40	IOM <sup>®</sup> -2 Frame Structure in Terminal Mode . . . . .	83
Figure 41	Multiplexed Frame Structure of the IOM-2 Interface in Non-TE Timing Mode . . . . .	84
Figure 42	Architecture of the IOM Handler (Example Configuration). . . . .	86
Figure 43	Data Access via CDAX1 and CDAX2 register pairs . . . . .	88
Figure 44	Examples for Data Access via CDAXy Registers a) Looping Data b) Shifting (Switching) Data c) Shifting and Looping Data . . . . .	89
Figure 45	Data Access when Looping TSa from DU to DD . . . . .	90
Figure 46	Data Access when Shifting TSa to TSb on DU (DD) . . . . .	91
Figure 47	Example for Monitoring Data . . . . .	92
Figure 48	Interrupt Structure of the Synchronous Data Transfer . . . . .	94
Figure 49	Examples for the Synchronous Transfer Interrupt Control with one enabled STIxy . . . . .	95
Figure 50	Data Strobe Signal. . . . .	97
Figure 51	Strobed IOM-2 Bit Clock. Register SDS_CONF programmed to 01H. . . . .	98
Figure 52	Examples of MONITOR Channel Applications in IOM-2 TE Mode . . . . .	99
Figure 53	MONITOR Channel Protocol (IOM-2) . . . . .	101
Figure 54	Monitor Channel, Transmission Abort requested by the Receiver. . . . .	104
Figure 55	Monitor Channel, Transmission Abort requested by the Transmitter. . . . .	104
Figure 56	Monitor Channel, Normal End of Transmission . . . . .	105
Figure 57	MONITOR Interrupt Structure . . . . .	108
Figure 58	CIC Interrupt Structure. . . . .	110
Figure 59	Applications of TIC Bus in IOM-2 Bus Configuration . . . . .	111
Figure 60	Structure of Last Octet of Ch2 on DU . . . . .	112
Figure 61	Structure of Last Octet of Ch2 on DD . . . . .	113
Figure 62	D-Channel Access Control on the S-Interface. . . . .	114
Figure 63	Data Flow for Collision Resolution Procedure in Intelligent NT . . . . .	118
Figure 64	Deactivation of the IOM-2 Interface . . . . .	119
Figure 65	Activation of the IOM-2 interface . . . . .	120
Figure 66	Register Mapping of the SBCX-X . . . . .	124
Figure 67	Oscillator Circuits. . . . .	176
Figure 68	Input/Output Waveform for AC Tests. . . . .	177
Figure 69	IOM-2 Timing (TE mode) . . . . .	178
Figure 70	IOM-2 Timing (LT-S, LT-T, NT mode) . . . . .	179
Figure 71	Definition of Clock Period and Width . . . . .	180
Figure 72	SCI Interface . . . . .	181
Figure 73	Reset Signal RES . . . . .	182

<b>List of Tables</b>		<b>Page</b>
Table 1	Comparison of the SBCX-X with the previous version SBCX: . . . . .	12
Table 2	SBCX-X Pin Definitions and Functions . . . . .	21
Table 3	Host Interface Selection . . . . .	27
Table 4	Header Byte Code . . . . .	29
Table 5	Reset Source Selection . . . . .	34
Table 6	SBCX-X Timer . . . . .	35
Table 7	S/Q-Bit Position Identification and Multiframe Structure . . . . .	42
Table 8	Clock Modes . . . . .	56
Table 9	Examples for Synchronous Transfer Interrupts . . . . .	94
Table 10	Transmit Direction . . . . .	100
Table 11	Receive Direction . . . . .	100
Table 12	SBCX-X Configuration Settings in Intelligent NT Applications . . . . .	116
Table 13	AUX Pin Functions . . . . .	122
Table 14	IOM-2 Channel Selection . . . . .	123

## 1 Overview

The S/T Bus Interface Circuit Extended (SBCX-X) implements the four-wire S/T interface used to link voice/data ISDN terminals, network terminators and PBX trunk lines to a central office. It is the successor of the SBCX PEB 2081 in 3.3 V technology.

The SBCX-X provides the electrical and functional link between the analog S/T interface (compliant to the ITU recommendation I.430) and the IOM-2 interface.

It provides an S/T interface operating in TE, LT-T, LT-S, NT and intelligent NT modes, a serial control interface (SCI) for host programming, three general purpose I/O pins and one LED output which is capable to indicate the activation status of the S-interface automatically or can be programmed by the host.

The SBCX-X is produced in advanced CMOS technology.

**Table 1 Comparison of the SBCX-X with the previous version SBCX:**

	<b>SBCX-X PEB 3081</b>	<b>SBCX PEB 2081</b>
Operating modes	TE, LT-T, LT-S, NT, Int. NT	TE, LT-T, LT-S, NT
Supply voltage	3.3V $\pm$ 5 %	5V $\pm$ 5 %
Technology	CMOS	CMOS
Package	P-MQFP-44 / P-TQFP-48	P-LCC-28 / P-DIP-28
Transceiver Transformer ratio for the transmitter receiver	1:1 1:1	2:1 2:1
Test Functions	- Analog loop (LP_A - bit EXLP - bit, ARL)	- Analog loop (ARL)
Microcontroller Interface	Serial interface (SCI)	Not provided
Host programming	SCI or MON channel (MONITOR slave mode)	MON channel (MONITOR slave mode)
Command structure of the register access	Header/address/data	Address/data
Crystal	7.68 MHz	7.68 MHz
Buffered 7.68 MHz output	Provided	Not provided

**Table 1 Comparison of the SBCX-X with the previous version SBCX: (cont'd)**

	<b>SBCX-X PEB 3081</b>	<b>SBCX PEB 2081</b>
Controller data access to IOM-2 timeslots	All timeslots; various possibilities of data access	Not provided
Data control and manipulation	Various possibilities of data control and data manipulation (enable/disable, shifting, looping, switching)	Shifting B-channel to channel 0 and direction control
Auxiliary Interface	AUX0-2 (general purpose I/Os)	MAI0-7 (general purpose I/Os and several mode dependent functions)
IOM channel select (LT modes)	Channel select pins multiplexed on AUX0-2	X0-2
LED pin	ACL (host controlled or automatic indication of layer 1 activated state)	Not provided
Output pin for D-channel active indication	Provided	Not provided
Control input pin for D-channel inhibit	Provided	Not provided
Stop/Go bit output pin	Provided	Provided
IOM-2		
IOM-2 Interface	Double clock (DCL), bit clock (BCL), serial data strobe 1 (SDS1) serial data strobe 2 (SDS2)	Double clock (DCL), bit clock (BCL)
Monitor channel programming	Provided (MON0, 1, 2, ..., 7)	Provided (MON0 or 1)
C/I channels	CI0 (4bit), CI1 (4/6bit)	CI0 (4bit), CI1 (6bit)





**Table 1 Comparison of the SBCX-X with the previous version SBCX: (cont'd)**

	<b>SBCX-X PEB 3081</b>	<b>SBCX PEB 2081</b>
Layer 1 state machine	With changes for correspondence with the actual ITU specification	
Layer 1 state machine in software	Possible	Not possible
Reset Signals	$\overline{RES}$ input signal $\overline{RSTO}$ output signal	$\overline{RST}$ input signal
Reset Sources	$\overline{RES}$ Input Watchdog C/I Code Change $\overline{EAW}$ Pin Software Reset	$\overline{RST}$ Input C/I Code Change
Interrupt Output Signals	$\overline{INT}$ low active (open drain) by default, reprogrammable to high active (push-pull)	Not provided

**Version 1.3**

**1.1 Features**

- Full duplex 2B + D S/T interface transceiver according to ITU-T I.430
- Successor of SBCX PEB 2081 in 3.3V technology
- Conversion of the frame structure between the S/T-interface and IOM-2
- IOM-2 interface supporting TE, LT-T, LT-S, NT and intelligent NT modes
- Single and double clocks on IOM-2
- Two serial data strobe signals
- Serial control interface (SCI)
- Microcontroller access to all IOM-2 timeslots
- Monitor channel handler (master/slave)
- IOM-2 MONITOR and C/I-channel protocol to control peripheral devices
- Receive timing recovery
- D-channel access control
- Activation and deactivation procedures with automatic activation from power down state
- Access to S and Q bits of S/T-interface
- Adaptively switched receive thresholds
- 3 general purpose I/O pins multiplexed with channel select pins
- Three pins for D-channel active indication, Stop/Go bit output and E-bit control on S
- One programmable timer
- Watchdog timer
- Software Reset
- One LED pin automatically indicating layer 1 activated state
- Test loops
- Sophisticated power management for restricted power mode



Type	Package
PEB 3081 H	P-MQFP-44
PEF 3081 F	P-TQFP-48

---

**Preliminary**

**Overview**

- Power supply 3.3 V
- 3.3 V output drivers, inputs are 5 V safe
- Advanced CMOS technology

## 1.2 Logic Symbol

The logic symbol gives an overview of the SBCX-X functions. It must be noted that not all functions are available simultaneously, but depend on the selected mode.

Pins which are marked with a “ \* “ are multiplexed and not available in all modes.





Figure 1 Logic Symbol of the SBCX-X

### 1.3 Typical Applications

The SBCX-X is designed for the user area of the ISDN basic access. By programming the corresponding operating mode it may be used at both ends of these interfaces.

**Figure 2** illustrates the general application fields of the SBCX-X:

- ISDN terminals (TE mode)
- ISDN network termination (NT) for a link between the S/T interface and the U interface
- ISDN subscriber line termination (LT-S)
- ISDN trunk line termination (LT-T), i.e. PBX connection to central office



**Figure 2 Applications of the SBCX-X**



## 2 Pin Configuration




Figure 3 Pin Configuration of the SBCX-X (P-MQFP-44)




Figure 4 Pin Configuration of the SBCX-X (P-TQFP-48)

**Table 2 SBCX-X Pin Definitions and Functions**

Pin No.		Symbol	Input (I) Output (O) Open Drain (OD)	Function
MQFP- 44	TQFP- 48			

**Host Interface**

9	10	SCL	I	<b>SCL - Serial Clock</b> Clock signal of the SCI interface if a serial interface is selected.
10	11	SDR	I	<b>SDR - Serial Data Receive</b> Receive data line of the SCI interface if a serial interface is selected.
11	12	SDX	OD	<b>SDX - Serial Data Transmit</b> Transmit data line of the SCI interface if a serial interface is selected.
3	3	$\overline{\text{CS}}$	I	<b>Chip Select</b> A low level indicates a microcontroller access to the SBCX-X.
1	1	$\overline{\text{INT}}$	O (OD)	<b>Interrupt Request</b> $\overline{\text{INT}}$ becomes active (low) if the SBCX-X requests an interrupt (open drain characteristic). The polarity can be reprogrammed to high active with push-pull characteristic.
5	5	$\overline{\text{RES}}$	I	<b>Reset</b> A LOW on this input forces the SBCX-X into a reset state.

**IOM-2 Interface**

37	40	FSC	I/O	<b>Frame Sync</b> 8-kHz frame synchronization signal.
38	41	DCL	I/O	<b>Data Clock</b> IOM-2 interface clock signal (double clock, e.g. 1.536 MHz in TE mode).

Preliminary

Pin Configuration

**Table 2 SBCX-X Pin Definitions and Functions (cont'd)**

Pin No.		Symbol	Input (I) Output (O) Open Drain (OD)	Function
MQFP-44	TQFP-48			
34	37	BCL/ SCLK	O	<b>Bit Clock/S-Clock</b> <b>TE-Mode:</b> Bit clock output, identical to IOM-2 data rate (DCL/2). <b>LT-T Mode:</b> 1.536 MHz output synchronous to S-interface. <b>NT / LT-S Mode:</b> Bit clock output derived from the DCL input clock divided by 2.
36	39	DD	I/O (OD)	<b>Data Downstream</b> IOM-2 data signal in downstream direction.
35	38	DU	I/O (OD)	<b>Data Upstream</b> IOM-2 data signal in upstream direction.
19	21	SDS1	O	<b>Serial Data Strobe 1</b> Programmable strobe signal for time slot and/or D-channel indication on IOM-2.
18	20	SDS2	O	<b>Serial Data Strobe 2</b> Programmable strobe signal for time slot and/or D-channel indication on IOM-2.

**Miscellaneous**

28	31	SX1	O	<b>S-Bus Transmitter Output (positive)</b>
29	32	SX2	O	<b>S-Bus Transmitter Output (negative)</b>
32	35	SR1	I	<b>S-Bus Receiver Input</b>
33	36	SR2	I	<b>S-Bus Receiver Input</b>
25	27	XTAL1	I	<b>Crystal 1</b> Connection for a crystal or used as external clock input. 7.68 MHz clock or crystal required.
26	28	XTAL2	O	<b>Crystal 2</b> Connection for a crystal. Not connected if an external clock is supplied to XTAL1

**Table 2 SBCX-X Pin Definitions and Functions (cont'd)**

Pin No.		Symbol	Input (I) Output (O) Open Drain (OD)	Function
MQFP-44	TQFP-48			
20	22	AUX0	I/O (OD)	<ul style="list-style-type: none"> <li>• <b>TE-Mode:</b> <b>Auxiliary Port 0 - 2 (input/output)</b> These pins are individually programmable as general input/output. The state of the pin can be read from (input) / written to (output) a register.</li> <li>• <b>LT-T/LT-S/NT Mode:</b> <b>CH0-2 - IOM-2 Channel Select (input)</b> These pins select one of eight channels on the IOM-2 interface.</li> </ul>
21	23	AUX1	I/O (OD)	
22	24	AUX2	I/O (OD)	
42	45	MODE0	I	<b>Mode 0 Select</b> A LOW selects TE-mode and a HIGH selects LT-T / LT-S mode (see MODE1/ $\overline{\text{EAW}}$ ).
43	46	MODE1	I	The pin function depends on the setting of MODE0. If MODE0=1: <b>Mode 1 Select</b> A LOW selects LT-T mode and a HIGH selects LT-S mode. If MODE0=0: <b>External Awake</b> If a falling edge on this input is detected, the SBCX-X generates an interrupt and, if enabled, a reset pulse.
		$\overline{\text{EAW}}$	I	
6	6	$\overline{\text{RSTO}}$	OD	<b>Reset Output</b> Low active reset output, either from a watchdog timeout or programmed by the host.
17	19	C768	O	<b>Clock Output</b> A 7.68 MHz clock is output to support other devices. This clock is not synchronous to the S interface.
14	16	$\overline{\text{DCA}}$	O	<b>DCA - D-Channel Active Indication</b> This pin provides an output of the D-channel bits on the S-bus receive line.



Preliminary

Pin Configuration

**Table 2 SBCX-X Pin Definitions and Functions (cont'd)**

Pin No.		Symbol	Input (I) Output (O) Open Drain (OD)	Function
MQFP-44	TQFP-48			
15	17	DCI	I	<b>DCI - D-Channel Inhibit</b> If this bit is set to '1' the E-bits are inverted, i.e. the D-channel is blocked (only in NT/LT-S mode). This pin has the same function as the D-channel inhibit bit (see TR_MODE.DCH_INH).
16	18	SGO	O	<b>SGO - Stop/Go Bit Output</b> A S/G bit output with programmable polarity and length (TR_CONF2 register) is provided.
44	47	$\overline{ACL}$	O	<b>Activation LED</b> This pin can either function as a programmable output or it can automatically indicate the activated state of the S interface by a logic '0'. An LED with pre-resistance may directly be connected to $\overline{ACL}$ .
4	4	TP	I	<b>Test Pin</b> Must be connected to $V_{SS}$ .
2	2, 9, 15, 30, 48	n.c.		<b>not connected</b>

**Power Supply**

8, 13, 23, 41	8, 14, 25, 44	$V_{DD}$	–	<b>Digital Power Supply Voltage</b> (3.3 V $\pm$ 5 %)
31	34	$V_{DDA}$	–	<b>Analog Power Supply Voltage</b> (3.3 V $\pm$ 5 %)
7, 12, 24, 27, 39, 40	7, 13, 26, 29, 42, 43	$V_{SS}$	–	<b>Digital ground</b> (0 V)
30	33	$V_{SSA}$	–	<b>Analog ground</b> (0 V)

## 3 Description of Functional Blocks

### 3.1 General Functions and Device Architecture

**Figure 5** shows the architecture of the SBCX-X containing the following functions:

- S/T-interface transceiver supporting TE, LT-T, LT-S, NT and intelligent NT modes
- Serial Control Interface (SCI)
- IOM-2 interface for terminal, linecard and NT applications, with single/double clock
- Two serial data strobe signals
- IOM handler with controller data access registers (CDA) allows flexible access to IOM timeslots for reading/writing, looping and shifting data
- Synchronous transfer interrupts (STI) allow controlled access to IOM timeslots
- MONITOR channel handler on IOM-2 for master mode, slave mode or data exchange
- C/I-Channel handler
- D-channel access mechanism
- 3-pin auxiliary port for general purpose I/O pins or channel select pins
- LED connected to pin  $\overline{ACL}$  indicates S-interface activation status automatically or can be controlled by the host
- Output for D-channel active indication (output of received D-bits on S)
- Stop/Go bit output with programmable polarity and length
- D-channel inhibit input pin to control inversion of E-bits on S to block other terminals
- Level detect circuit on the S interface reduces power consumption in power down mode
- Timer for periodic or single interrupts
- Clock and timing generation
- Digital PLL to synchronize the transceiver to the S/T interface
- Buffered 7.68 MHz oscillator clock output allows connection of further devices and saves another crystal on the system board
- Reset generation (watchdog timer)




Figure 5 Functional Block Diagram of the SBCX-X

### 3.2 Microcontroller Interface

The SBCX-X supports a serial microcontroller interface. For applications where no controller is connected to the SBCX-X programming is done via the IOM-2 MONITOR channel from a master device. In such applications the SBCX-X operates in the IOM-2 slave mode (refer to the corresponding chapter of the IOM-2 MONITOR handler). This mode is suitable for control functions (e.g. programming registers of the S/T transceiver), but the bandwidth is not sufficient to transfer B- and D-channel data.

The interface selection is done by pinstrapping of the chip select signal  $\overline{CS}$  (see [Table 3](#)). The selection pins are evaluated when the reset input  $\overline{RES}$  is active. For the pin levels stated in the table the following is defined:

- 'High': dynamic pin; value must be 'High' only during reset
- $V_{SS}$ : static pin; pin must statically be strapped to 'Low' level

**Table 3 Host Interface Selection**

$\overline{CS}$	Interface Mode
'High'	Serial Control Interface (SCI)
$V_{SS}$	IOM-2 MONITOR Channel (Slave Mode)

The interfaces contain all circuitry necessary for the access to programmable registers. The mapping of all these registers can be found in [Chapter 4](#).

The microcontroller interface also provides an interrupt request at pin  $\overline{INT}$  which is low active by default but can be reprogrammed to high active, a reset input pin  $\overline{RES}$  and a reset output pin  $\overline{RSTO}$ .


The interrupt request pin  $\overline{INT}$  becomes active if the SBCX-X requests an interrupt and this can occur at any time.

### 3.2.1 Serial Control Interface (SCI)

The serial control interface (SCI) is compatible to the SPI interface of Motorola or Siemens C510 family of microcontrollers.

The SCI consists of 4 lines: SCL, SDX, SDR and  $\overline{CS}$ . Data is transferred via the lines SDR and SDX at the rate given by SCL. The falling edge of  $\overline{CS}$  indicates the beginning of a serial access to the registers. The SBCX-X latches incoming data at the rising edge of SCL and shifts out at the falling edge of SCL. Each access must be terminated by a rising edge of  $\overline{CS}$ . Data is transferred in groups of 8 bits with the MSB first.


**Figure 6** shows the timing of a one byte read/write access via the serial control interface.



**Figure 6 Serial Control Interface Timing**

### 3.2.2 Programming Sequences

The basic structure of a read/write access to the SBCX-X registers via the serial control interface is shown in **Figure 7**.



**Figure 7 Serial Control Interface Timing**

A new programming sequence starts with the transfer of a header byte. The header byte specifies different programming sequences allowing a flexible and optimized access to the individual functional blocks of the SBCX-X.

The possible sequences for access to the complete address range  $00_H-7F_H$  are listed in **Table 4** and described after that.

**Table 4 Header Byte Code**

Header Byte	Sequence	Sequence Type
$40_H/44_H$	Adr-Data-Adr-Data	Alternating Read/Write (non-interleaved)
$48_H/4C_H$		Alternating Read/Write (interleaved)
$43_H/47_H$	Adr-Data-Data-Data	Read-only/Write-only (constant address)
$41_H/45_H$		Read and following Write-only (non-interleaved)
$49_H/4D_H$		Read and following Write-only (interleaved)

*Note: In order to access the address range  $00_H-7F_H$  bit 2 of the header byte must be set to '0' (header bytes  $40_H$ ,  $48_H$ ,  $43_H$ ,  $41_H$ ,  $49_H$ ), and for the addresses  $80_H-FF_H$  bit 2 must be set to '1' (header bytes  $44_H$ ,  $4C_H$ ,  $47_H$ ,  $45_H$ ,  $4D_H$ ).*

### Header 40<sub>H</sub>: Non-interleaved A-D-A-D Sequences

The non-interleaved A-D-A-D sequence gives direct read/write access to the complete address range and can have any length. In this mode SDX and SDR can be connected together allowing data transmission on one line.

Example for a read/write access with header 40<sub>H</sub>:

SDR	header	wradr	wrdata	rdadr		rdadr		wradr	wrdata	
SDX					rddata		rdata			

### Header 48<sub>H</sub>: Interleaved A-D-A-D Sequences

The interleaved A-D-A-D sequence gives direct read/write access to the complete address range and can have any length. This mode allows a time optimized access to the registers by interleaving the data on SDX and SDR (SDR and SDX must not be connected together).

Example for a read/write access with header 48<sub>H</sub>:

SDR	header	wradr	wrdata	rdadr	rdadr	wradr	wrdata			
SDX					rddata	rddata				

### Header 43<sub>H</sub>: Read-/Write- only A-D-D-D Sequence (Constant Address)

This mode can be used for a fast access to the HDLC FIFO data. Any address (rdadr, wradr) in the range 00<sub>H</sub>-1F<sub>H</sub> and 6A<sub>H</sub>/7A<sub>H</sub> gives access to the current FIFO location selected by an internal pointer which is automatically incremented with every data byte following the first address byte. The sequence can have any length and is terminated by the rising edge of  $\overline{CS}$ .

Example for a write access with header 43<sub>H</sub>:

SDR	header	wradr	wrdata	wrdata	wrdata	wrdata	wrdata	wrdata	wrdata	
			(wradr)	(wradr)	(wradr)	(wradr)	(wradr)	(wradr)	(wradr)	
SDX										

Example for a read access with header 43<sub>H</sub>:

SDR	header	rdadr								
SDX			rddata	rddata	rddata	rddata	rddata	rddata	rddata	
			(rdadr)	(rdadr)	(rdadr)	(rdadr)	(rdadr)	(rdadr)	(rdadr)	

**Header 41<sub>H</sub>: Non-interleaved A-D-D-D Sequence**

This sequence allows in front of the A-D-D-D write access a non-interleaved A-D-A-D read access. This mode is useful for reading status information before writing to the HDLC XFIFO. The termination condition of the read access is the reception of the  $\overline{\text{wradr}}$ . The sequence can have any length and is terminated by the rising edge of  $\overline{\text{CS}}$ .

Example for a read/write access with header 41<sub>H</sub>:

SDR	header	rdadr		rdadr		wradr	wrdata (wradr)	wrdata (wradr)	wrdata (wradr)	
SDX			rddata		rddata					

**Header 49<sub>H</sub>: Interleaved A-D-D-D Sequence**

This sequence allows in front of the A-D-D-D write access an interleaved A-D-A-D read access. This mode is useful for reading status information before writing to the HDLC XFIFO. The termination condition of the read access is the reception of the  $\overline{\text{wradr}}$ . The sequence can have any length and is terminated by the rising edge of the  $\overline{\text{CS}}$  line.

Example for a read/write access with header 49<sub>H</sub>:

SDR	header	rdadr	rdadr	wradr	wrdata (wradr)	wrdata (wradr)	wrdata (wradr)			
SDX			rddata	rddata						




### 3.2.3 Interrupt Structure

Special events in the device are indicated by means of a single interrupt output, which requests the host to read status information from the device or transfer data from/to the device.

Since only one interrupt request pin ( $\overline{INT}$ ) is provided, the cause of an interrupt must be determined by the host reading the interrupt status registers of the device.

The structure of the interrupt status registers is shown in **Figure 8**.



**Figure 8** Interrupt Status and Mask Registers

All five interrupt bits in the ISTA register point at interrupt sources in the Monitor handler (MOS), C/I handler (CIC), the transceiver (TRAN), the synchronous transfer (ST) and the auxiliary interrupts (AUXI).

All these interrupt sources are described in the corresponding chapters. After the device has requested an interrupt activating the interrupt pin ( $\overline{INT}$ ), the host must read first the device interrupt status register (ISTA) in the associated interrupt service routine. The interrupt pin of the device remains active until all interrupt sources are cleared by reading the corresponding interrupt register. Therefore it is possible that the interrupt pin is still active when the interrupt service routine is finished.

Each interrupt indication of the interrupt status registers can selectively be masked by setting the respective bit in the MASK register.

For some interrupt controllers or hosts it might be necessary to generate a new edge on the interrupt line to recognize pending interrupts. This can be done by masking all interrupts at the end of the interrupt service routine (writing  $FF_H$  into the MASK register) and write back the old mask to the MASK register.

### 3.2.4 Reset Generation

Figure 9 shows the organization of the reset generation of the device.




Figure 9 Reset Generation

#### Reset Source Selection

The internal reset sources C/I code change,  $\overline{EAW}$  and Watchdog can be output at the low active reset pin  $\overline{RSTO}$ . The selection of these reset sources can be done with the RSS2,1 bits in the MODE1 register according Table 5.

The setting RSS2,1 = '01' is reserved for further use. In this case no reset except software reset (SRES.RSTO) is output on  $\overline{RSTO}$ . The internal reset sources set the MODE1 register to its reset value.

**Table 5 Reset Source Selection**

RSS2 Bit 1	RSS1 Bit 0	C/I Code Change	EAW	Watchdog Timer
0	0	--	--	--
0	1	reserved		
1	0	x	x	--
1	1	--	--	x

- **C/I Code Change (Exchange Awake)**

A change in the downstream C/I channel (C/I0) generates an external reset pulse of  $125\mu\text{s} \leq t \leq 250\mu\text{s}$ .

- **$\overline{\text{EAW}}$  (Subscriber Awake)**

A low level on the  $\overline{\text{EAW}}$  input starts the oscillator from the power down state and generates a reset pulse of  $125\mu\text{s} \leq t \leq 250\mu\text{s}$ .

- **Watchdog Timer**

After the selection of the watchdog timer (RSS = '11') an internal timer is reset and started. During every time period of 128 ms the microcontroller has to program the WTC1- and WTC2 bits in the following sequence to reset and restart the watchdog timer:

	WTC1	WTC2
1.	1	0
2.	0	1

If not, the timer expires and a WOV-interrupt (ISTA Register) together with a reset pulse of 125  $\mu\text{s}$  is generated.

Deactivation of the watchdog timer is only possible with a hardware reset.

### External Reset Input

At the  $\overline{\text{RES}}$  input an external reset can be applied forcing the device in the reset state. This external reset signal is additionally fed to the  $\overline{\text{RSTO}}$  output. The length of the reset signal is specified in [Chapter 5.8](#).

After an external reset from the  $\overline{\text{RES}}$  pin all registers of the device are set to its reset values (see register description in [Chapter 4](#)).

### Software Reset Register (SRES)

Every main functional block of the device can be reset separately by software setting the corresponding bit in the SRES register. A reset to external devices can also be controlled in this way. The reset state is activated by setting the corresponding bit to '1' and onchip

logic resets this bit again automatically after 4 BCL clock cycles. The address range of the registers which will be reset at each SRES bit is listed in [Figure 9](#).


### 3.2.5 Timer Modes

The SBCX-X provides one timer which can be used for various purposes. It provides two modes ([Table 6](#)), a count down timer interrupt, i.e. an interrupt is generated only once after expiration of the selected period, and a periodic timer interrupt, which means an interrupt is generated continuously after every expiration of that period.

**Table 6 SBCX-X Timer**

Address	Register	Modes	Period
65 <sub>H</sub>	TIMR	Periodic	1 ... 63 ms
		Count Down	1 ... 63 ms

When the programmed period has expired an interrupt is generated and indicated in the auxiliary interrupt status ISTA.AUX. The source of the interrupt can be read from AUXI.TIN and masked in AUXM.



**Figure 10 Timer Interrupt Status Registers**

The host starts and stops the timer in TIMR.CNT (Figure 11). If TIMR.TMD=0 the timer is operating in count down mode, for TIMR.TMD=1 a periodic interrupt AUXI.TIN is generated. The timer length (for count down timer) or the timer period (for periodic timer), respectively, can be configured to a value between 1 - 63 ms (TIMR.CNT).





Figure 11 Timer Register

### 3.2.6 Activation Indication via Pin ACL


The activated state of the S-interface is directly indicated via pin  $\overline{ACL}$  (Activation LED). An LED with pre-resistance may directly be connected to this pin and a low level is driven on  $\overline{ACL}$  as soon as the layer 1 state machine reaches the activated state (see [Figure 12](#)).



**Figure 12 ACL Indication of Activated Layer 1 on TE side**

By default (ACFG2.ACL=0) the state of layer 1 is indicated at pin  $\overline{ACL}$ . If the automatic indication of the activated layer 1 is not required, the state on pin  $\overline{ACL}$  can also be controlled by the host (see [Figure 13](#)).

If ACFG2.ACL=1 the LED on pin  $\overline{ACL}$  can be switched on (ACFG2.LED=1) and off (ACFG2.LED=0) by the host.



**Figure 13 ACL Configuration**

### 3.3 S/T-Interface

The layer-1 functions for the S/T interface of the SBCX-X are:

- line transceiver functions for the S/T interface according to the electrical specifications of ITU-T I.430;
- conversion of the frame structure between IOM-2 and S/T interface;
- conversion from/to binary to/from pseudo-ternary code;
- level detection;
- receive timing recovery for point-to-point, passive bus and extended passive bus configuration;
- S/T timing generation using IOM-2 timing synchronous to system, or vice versa;
- D-channel access control and priority handling;
- D-channel echo bit generation by handling of the global echo bit;
- activation/deactivation procedures, triggered by primitives received over the IOM-2 interface or by INFOs received from the line;
- execution of test loops.

The wiring configurations in user premises, in which the SBCX-X can be used, are illustrated in [Figure 14](#).




Figure 14 Wiring Configurations in User Premises



### 3.3.1 S/T-Interface Coding

Transmission over the S/T-interface is performed at a rate of 192 kbit/s. 144 kbit/s are used for user data (B1+B2+D), 48 kbit/s are used for framing and maintenance information.

#### Line Coding

The following figure illustrates the line code. A binary ONE is represented by no line signal. Binary ZEROs are coded with alternating positive and negative pulses with two exceptions:

For the required frame structure a code violation is indicated by two consecutive pulses of the same polarity. These two pulses can be adjacent or separated by binary ONES. In bus configurations a binary ZERO always overwrites a binary ONE.





Figure 15 S/T-Interface Line Code

#### Frame Structure

Each S/T frame consists of 48 bits at a nominal bit rate of 192 kbit/s. For user data (B1+B2+D) the frame structure applies to a data rate of 144 kbit/s (see [Figure 16](#)).

In the direction TE → NT the frame is transmitted with a two bit offset. For details on the framing rules please refer to ITU I.430 section 6.3. The following figure illustrates the standard frame structure for both directions (NT → TE and TE → NT) with all framing and maintenance bits.



**Figure 16** Frame Structure at Reference Points S and T (ITU I.430)

– F	Framing Bit	F = (0b) → identifies new frame (always positive pulse, always code violation)
– L.	D.C. Balancing Bit	L. = (0b) → number of binary ZEROs sent after the last L. bit was odd
– D	D-Channel Data Bit	Signaling data specified by user
– E	D-Channel Echo Bit	E = D → received E-bit is equal to transmitted D-bit
– F <sub>A</sub>	Auxiliary Framing Bit	See section 6.3 in ITU I.430
– N		$N = \overline{F_A}$
– B1	B1-Channel Data Bit	User data
– B2	B2-Channel Data Bit	User data
– A	Activation Bit	A = (0b) → INFO 2 transmitted A = (1b) → INFO 4 transmitted
– S	S-Channel Data Bit	S <sub>1</sub> channel data (see note below)
– M	Multiframe Bit	M = (1b) → Start of new multiframe

*Note: The ITU I.430 standard specifies S1 - S5 for optional use.*

### 3.3.2 S/T-Interface Multiframe

According to ITU recommendation I.430 a multiframe provides extra layer 1 capacity in the TE-to-NT direction by using an extra channel between the TE and NT (Q-channel). The Q bits are defined to be the bits in the  $F_A$  bit position.

In the NT-to-TE direction the S-channel bits are used for information transmission. One S channel (S1) out of five possible S-channels can be accessed by the SBCX-X.

In the NT-to-TE direction the S-channel bits are used for information transmission.

The S and Q channels are accessed via the  $\mu C$  interface or the IOM-2 MONITOR channel, respectively, by reading/writing the SQR or SQX bits in the S/Q channel registers (SQRRx, SQXRx).

**Table 7** shows the S and Q bit positions within the multiframe.

**Table 7 S/Q-Bit Position Identification and Multiframe Structure**

Frame Number	NT-to-TE $F_A$ Bit Position	NT-to-TE M Bit	NT-to-TE S Bit	TE-to-NT $F_A$ Bit Position
1	ONE	ONE	S11	Q1
2	ZERO	ZERO	S21	ZERO
3	ZERO	ZERO	S31	ZERO
4	ZERO	ZERO	S41	ZERO
5	ZERO	ZERO	S51	ZERO
6	ONE	ZERO	S12	Q2
7	ZERO	ZERO	S22	ZERO
8	ZERO	ZERO	S32	ZERO
9	ZERO	ZERO	S42	ZERO
10	ZERO	ZERO	S52	ZERO
11	ONE	ZERO	S13	Q3
12	ZERO	ZERO	S23	ZERO
13	ZERO	ZERO	S33	ZERO
14	ZERO	ZERO	S43	ZERO
15	ZERO	ZERO	S53	ZERO
16	ONE	ZERO	S14	Q4
17	ZERO	ZERO	S24	ZERO
18	ZERO	ZERO	S34	ZERO
19	ZERO	ZERO	S44	ZERO
20	ZERO	ZERO	S54	ZERO
1	ONE	ONE	S11	Q1
2	ZERO	ZERO	S21	ZERO

### TE Mode

After multiframe synchronization has been established, the Q data will be inserted at the upstream (TE → NT)  $F_A$  bit position in each 5th S/T frame (see [Table 7](#)).

When synchronization is not achieved or lost, each received  $F_A$  bit is mirrored to the next transmitted  $F_A$  bit.

Multiframe synchronization is achieved after two complete multiframes have been detected with reference to  $F_A/N$  bit and M bit positions. Multiframe synchronization is lost if bit errors in  $F_A/N$  bit or M bit positions have been detected in two consecutive multiframes. The synchronization state is indicated by the MSYN bit in the S/Q-channel receive register (SQRR1).

The multiframe synchronization can be enabled or disabled by programming the MFEN bit in the S/Q-channel transmit register (SQXR1).

### NT Mode

The transceiver in NT mode starts multiframing if SQXR1.MFEN is set.

After multiframe synchronization has been established in the TE, the Q data will be inserted at the upstream (TE → NT)  $F_A$  bit position by the TE in each 5th S/T frame, the S data will be inserted at the downstream (NT → TE) S bit position in each S/T frame (see [Table 7](#)).

### Interrupt Handling for Multiframing

To trigger the microcontroller for a multiframe access an interrupt can be generated once per multiframe (SQW) or if the received S-channels (TE) or Q-channel (NT) have changed (SQC).

In both cases the microcontroller has access to the multiframe within the duration of one multiframe (5 ms).

### 3.3.3 Data Transfer and Delay between IOM-2 and S/T


#### TE mode

In the state F7 (Activated) or if the internal layer-1 statemachine is disabled and XINF of register TR\_CMD is programmed to '011' the B1, B2, D and E bits are transferred transparently from the S/T to the IOM-2 interface. In all other states '1's are transmitted to the IOM-2 interface.


To transfer data transparently to the S/T interface any activation request C/I command (AR8, AR10 or ARL) is additionally necessary or if the internal layer-1 statemachine is disabled, bit TDDIS of register TR\_CMD has additionally to be programmed to '0'.

**Figure 17** shows the data delay between the IOM-2 and the S/T interface and vice versa.

For the D channel the delay from the IOM-2 to the S/T interface is only valid if S/G evaluation is disabled (TR\_MODE2.DIM0=0). If S/G evaluation is enabled (TR\_MODE2.DIM2=0x1) the delay depends on the selected priority and the relation between the echo bits on S and the D channel bits on the IOM-2, e.g. for priority 8 the timing relation between the 8th D-bit on S bus and the D-channel on IOM-2.



**Figure 17 Data Delay between IOM-2 and S/T Interface (TE mode only)**



**Figure 18 Data Delay between IOM-2 and S/T Interface with S/G Bit Evaluation (TE mode only)**


### LT-T mode

In this mode the frame relation between S/T interface and IOM-2 is flexible.


### LT-S/NT mode

In the state F7 (Activated) or if the internal layer-1 statemachine is disabled and XINF of register TR\_CMD is programmed to '011' the B1, B2 and D bits are transferred transparently from the S/T to the IOM-2 interface. In all other states '1's are transmitted to the IOM-2 interface.

*Note: In intelligent NT the D-channel access can be blocked by the IOM-2 D-channel handler.*



**Figure 19** Data Delay between IOM-2 and S/T Interface with 8 IOM Channels (LT-S/NT mode only)




**Figure 20** Data Delay between IOM-2 and S/T Interface with 3 IOM Channels and Maximum Receive Delay (LT-S/NT mode only)

### 3.3.4 Transmitter Characteristics

The full-banded pseudo-ternary pulse shaping is achieved with the integrated transmitter which is realized as a symmetrical current limited voltage source ( $V_{SX1/SX2} = \pm 1.05V$ ;  $I_{max} = 26\text{ mA}$ ). The equivalent circuit of the transmitter is shown in **Figure 21**.

The nominal pulse amplitude on the S-interface of 750 mV (zero-peak) is adjusted with external resistors (see **Chapter 3.3.6.1**).




**Figure 21** Equivalent Internal Circuit of the Transmitter Stage



### 3.3.5 Receiver Characteristics

The receiver consists of a differential input stage, a peak detector and a set of comparators. Additional noise immunity is achieved by digital oversampling after the comparators. A simplified equivalent circuit of the receiver is shown in **Figure 22**.




**Figure 22** Equivalent Internal Circuit of the Receiver Stage

The input stage works together with external 10 k $\Omega$  resistors to match the input voltage to the internal thresholds. The data detection threshold  $V_{ref}$  is continuously adapted between a maximal ( $V_{refmax}$ ) and a minimal ( $V_{refmin}$ ) reference level related to the line level. The peak detector requires maximum 2  $\mu$ s to reach the peak value while storing the peak level for at least 250  $\mu$ s ( $RC > 1$  ms).

The additional level detector for power up/down control works with a fixed threshold  $V_{refLD}$ . The level detector monitors the line input signals to detect whether an INFO is present. When closing an analog loop it is therefore possible to indicate an incoming signal during activated loop.

### 3.3.6 S/T Interface Circuitry

For both, receive and transmit direction a 1:1 transformer is used to connect the SBCX-X transceiver to the 4 wire S/T interface. Typical transformer characteristics can be found in the chapter on electrical characteristics. The connections of the line transformers is shown in **Figure 23**.



**Figure 23 Connection of Line Transformers and Power Supply to the SBCX-X**

For the transmit direction an external transformer is required to provide isolation and pulse shape according to the ITU-T recommendations.

#### 3.3.6.1 External Protection Circuitry

The ITU-T I.430 specification for both transmitter and receiver impedances in TEs results in a conflict with respect to external S-protection circuitry requirements:

- To avoid destruction or malfunction of the S-device it is desirable to drain off even small overvoltages reliably.
- To meet the 96 kHz impedance test specified for transmitters and receivers (for TEs only, ITU-T I.430 sections 8.5.1.2a and 8.6.1.1) the protection circuit must be dimensioned such that voltages below 1.2 V (ITU-T I.430 amplitude) x transformer ratio are not affected.

This requirement results from the fact that this test is also to be performed with no supply voltage being connected to the TE. Therefore the second reference point for overvoltages  $V_{DD}$ , is tied to GND. Then, if the amplitude of the 96 kHz test signal is greater than the combined forward voltages of the diodes, a current exceeding the specified one may pass the protection circuit.

The following recommendations aim at achieving the highest possible device protection against overvoltages while still fulfilling the 96 kHz impedance tests.

Protection Circuit for Transmitter




Figure 24 External Circuitry for Transmitter


Figure 24 illustrates the secondary protection circuit recommended for the transmitter. The external resistors ( $R = 5 \dots 10 \Omega$ ) are required in order to adjust the output voltage to the pulse mask on the one hand and in order to meet the output impedance of minimum  $20 \Omega$  (transmission of a binary zero according to ITU-T I.430) on the other hand.

Two mutually reversed diode paths protect the device against positive or negative overvoltages on both lines.

An ideal protection circuit should limit the voltage at the SX pins from  $-0.4 \text{ V}$  to  $V_{DD} + 0.4 \text{ V}$ . With the circuit in Figure 24 the pin voltage range is increased from  $-1.4 \text{ V}$  to  $V_{DD} + 0.7 \text{ V}$ . The resulting forward voltage of  $1.4 \text{ V}$  will prevent the protection circuit from becoming active if the  $96 \text{ kHz}$  test signal is applied while no supply voltage is present.

### Protection Circuit for Receiver

**Figure 25** illustrates the external circuitry used in combination with a symmetrical receiver. Protection of symmetrical receivers is rather simple.



**Figure 25 External Circuitry for Symmetrical Receivers**

Between each receive line and the transformer a 10 kΩ resistor is used. This value is split into two resistors: one between transformer and protection diodes for current limiting during the 96 kHz test, and the second one between input pin and protection diodes to limit the maximum input current of the chip.

With symmetrical receivers no difficulties regarding LCL measurements are observed; compensation networks thus are obsolete.

In order to comply to the physical requirements of ITU-T recommendation I.430 and considering the national requirements concerning overvoltage protection and electromagnetic compatibility (EMC), the SBCX-X may need additional circuitry.

### 3.3.7 S/T Interface Delay Compensation (TE/LT-T mode)

The S/T transmitter is shifted by two S/T bits minus 7 oscillator periods (plus analog delay plus delay of the external circuitry) with respect to the received frame. To compensate additional delay introduced into the receive and transmit path by the external circuit the delay of the transmit data can be reduced by another two oscillator periods (2 x 130 ns). Therefore PDS of the TR\_CONF2 register must be programmed to '1'. This delay compensation might be necessary in order to comply with the "total phase deviation input to output" requirement of ITU-T recommendation I.430 which specifies a phase deviation in the range of – 7% to + 15% of a bit period.

### 3.3.8 Level Detection Power Down

If MODE1.CFS is set to '0', the clocks are also provided in power down state, whereas if CFS is set to '1' only the analog level detector is active in power down state. All clocks, including the IOM-2 interface, are stopped (DD, DU are 'high', DCL and BCL are 'low').


An activation initiated from the exchange side will have the consequence that a clock signal is provided automatically if TR\_CONF0.LDD is set to '0'. If TR\_CONF0.LDD is set to '1' the microcontroller has to take care of an interrupt caused by the level detect circuit (ISTATR.LD)

From the terminal side an activation must be started by setting and resetting the SPU-bit in the IOM\_CR register and writing TIM to the CIX0 register or by resetting MODE1.CFS=0.

### 3.3.9 Transceiver Enable/Disable

The layer-1 part of the SBCX-X can be enabled/disabled by configuration (see [Figure 26](#)) with the two bits TR\_CONF0.DIS\_TR and TR\_CONF2.DIS\_TX .

By default all layer-1 functions with the exception of the transmitter buffer is enabled (DIS\_TR = '0', DIS\_TX = '1'). With several terminals connected to the S/T interface, another terminal may keep the interface activated although the SBCX-X does not establish a connection. The receiver will monitor for incoming calls in this configuration. If the transceiver is disabled (DIS\_TR = '1') all layer-1 functions are disabled including the level detection circuit of the receiver. In this case the power consumption of the Layer-1 is reduced to a minimum. The DCL and FSC pins become input.



**Figure 26** Disabling of S/T Transmitter

### 3.3.10 Test Functions

The SBCX-X provides test and diagnostic functions for the S/T interface:

- The **internal local loop** (internal Loop A) is activated by a C/I command ARL or by setting the bit LP\_A (Loop Analog) in the TR\_CMD register if the layer-1 statemachine is disabled.

The transmit data of the transmitter is looped back internally to the receiver. The data of the IOM-2 input B- and D-channels are looped back to the output B- and D-channels.

The S/T interface level detector is enabled, i.e. if a level is detected this will be reported by the Resynchronization Indication (RSY) but the loop function is not affected.

Depending on the DIS\_TX bit in the TR\_CONF2 register the internal local loop can be transparent or non transparent to the S/T line.

- The **external local loop** (external Loop A) is activated in the same way as the internal local loop described above. Additionally the EXLP bit in the TR\_CONF0 register has to be programmed and the loop has to be closed externally as described in [Figure 27](#). The S/T interface level detector is disabled.

This allows complete system diagnostics.

- In **remote line loop** (RLP) received data is looped back to the S/T interface. The D-channel information received from the line card is transparently forwarded to the output IOM-2 D-channel. The output B-channel information on IOM-2 is fixed to 'FF'<sub>H</sub> while this test loop is active. The remote loop is programmable in TR\_CONF2.RLP.




Figure 27 External Loop at the S/T-Interface

## **Preliminary**

## **Description of Functional Blocks**

- transmission of special test signals on the S/T interface according to the modified AMI code are initiated via a C/I command written in CIX0 register (see [Chapter 3.5.4](#))


Two kinds of test signals may be transmitted by the SBCX-X:

- The single pulses are of alternating polarity. One pulse is transmitted in each frame resulting in a frequency of the fundamental mode of 2 kHz. The corresponding C/I command is SSP (Send Single Pulses).
- The continuous pulses are of alternating polarity. 48 pulses are transmitted in each frame resulting in a frequency of the fundamental mode of 96 kHz. The corresponding C/I command is SCP (Send Continuous Pulses).

### 3.4 Clock Generation

**Figure 28** shows the clock system of the SBCX-X. The oscillator is used to generate a 7.68 MHz clock signal ( $f_{XTAL}$ ). In TE mode the DPLL generates the IOM-2 clocks FSC (8 kHz), DCL (1536 kHz) and BCL (768 kHz) synchronous to the received S/T frames. In LT modes these pins are input and in LT-T mode an 1536 kHz clock synchronous to S is output at SCLK which can be used for DCL input.

The FSC signal is used to generate the pulse lengths of the different reset sources C/I Code,  $\overline{EAW}$  pin and Watchdog (see **Chapter 3.2.4**).



**Figure 28** Clock System of the SBCX-X



**Table 8 Clock Modes**

	<b>TE</b>	<b>LT-T</b>	<b>LT-S</b>	<b>NT</b>	<b>Int. NT</b>
Selected via	pin: MODE0=0	pin:MODE1=0 MODE0=1	pin:MODE1=1 MODE0=1	bit:MODE2=0 MODE1=1 MODE0=0	bit:MODE2=1 MODE1=1 MODE0=1 or MODE0=0 *1)
FSC	o:8 kHz	i:8 kHz	i:8 kHz	i:8 kHz	i:8 kHz
DCL	o:1536 kHz	i:1536 kHz (from SCLK) or 4096 kHz (from ext. PLL)	i:512 kHz or 1536 kHz or 4096 kHz	i:512 kHz or 1536 kHz or 4096 kHz	i:1536 kHz
BCL/SCLK	o:768 kHz (BCL)	o:1536 kHz (SCLK) *3)	o:256 kHz or 768 kHz or 2048 kHz (derived from DCL/2)	o:256 kHz or 768 kHz or 2048 kHz (derived from DCL/2)	o:768 kHz (derived from DCL/2)
DU *4)	i	i	o	o	o
DD	o	o	i	i	i
AUX0-2	general purpose I/O pins	CH0-2: strap pins for IOM channel select *2)	CH0-2: strap pins for IOM channel select *2)	CH0-2: strap pins for IOM channel select *2)	general purpose I/O pins

**Preliminary****Description of Functional Blocks**

*Note: i = input; o = output;*

*For all input clocks typical values are given although other clock frequencies may be used, too.*

*1) The modes TE, LT-T and LT-S can directly be selected by strapping the pins MODE1 and MODE0. The mode can be reprogrammed in TR\_MODE.MODE2-0 where NT and intelligent NT can be selected additionally. In int. NT mode MODE0 selects between NT state machine (0) and LT-S state machine (1).*

*2) The number of IOM channels depends on the DCL clock, e.g. with DCL=1536 kHz 3 IOM channels and with DCL=4096 kHz 8 channels are available.*

*3) In LT-T mode the 1536 kHz output clock on SCLK is synchronous to the S interface and can be used as input for the DCL clock.*


*4) The direction input/output refers to the direction of the B- and D-channel data stream across the S-transceiver. Due to the capabilities of the IOM-2 handler the direction of some other timeslots may be different if this is programmed by the host (e.g. for data exchange between different devices connected to IOM-2).*

### 3.4.1 Description of the Receive PLL (DPLL)

The receive PLL performs phase tracking between the F/L transition of the receive signal and the recovered clock. Phase adjustment is done by adding or subtracting 0.5 or 1 XTAL period to or from a 1.536-MHz clock cycle. The 1.536-MHz clock is then used to generate any other clock synchronized to the line.

During (re)synchronization an internal reset condition may effect the 1.536-MHz clock to have high or low times as short as 130 ns. After the S/T interface frame has achieved the synchronized state (after three consecutive valid pairs of code violations) the FSC output in TE mode is set to a specific phase relationship, thus causing once an irregular FSC timing.

The phase relationships of the clocks are shown in [Figure 29](#).



**Figure 29 Phase Relationships of SBCX-X Clock Signals**

### 3.4.2 Jitter


The timing extraction jitter of the SBCX-X conforms to ITU-T Recommendation I.430 (– 7% to + 7% of the S-interface bit period).

### 3.4.3 Oscillator Clock Output C768

The SBCX-X derives its system clocks from an external clock connected to XTAL1 (while XTAL2 is not connected) or from a 7.68 MHz crystal connected across XTAL1 and XTAL2.

At pin C768 a buffered 7.68 MHz output clock is provided to drive further devices, which is suitable in multiline applications for example (see [Figure 30](#)). This clock is not synchronized to the S-interface.

In power down mode the C768 output is disabled (low signal).




**Figure 30** Buffered Oscillator Clock Output

### 3.5 Control of Layer-1

The layer-1 activation / deactivation can be controlled by an internal state machine via the IOM-2 C/I0 channel or by software via the microcontroller interface directly. In the default state the internal layer-1 state machine of the SBCX-X is used.

By setting the L1SW bit in the TR\_CONF0 register the internal state machine can be disabled and the layer-1 commands, which are normally generated by the internal state machine are written directly in the TR\_CMD register or indications read from the TR\_STA register respectively. The SBCX-X layer-1 control flow is shown in [Figure 31](#).



**Figure 31 Layer-1 Control**

In the following sections the layer-1 control by the SBCX-X state machine will be described. For the description of the IOM-2 C/I0 channel see also [Chapter 3.7.4](#).


The layer-1 functions are controlled by commands issued via the CIX0 register. These commands, sent over the IOM-2 C/I channel 0 to layer-1, trigger certain procedures, such as activation/deactivation, switching of test loops and transmission of special pulse patterns. These procedures are governed by layer-1 state diagrams. Responses from layer 1 are obtained by reading the CIR0 register after a CIC interrupt (ISTA).

The state diagrams of the SBCX-X are shown in [Figure 33](#) and [Figure 34](#). The activation/deactivation implemented by the SBCX-X agrees with the requirements set forth in ITU recommendations. State identifiers F1-F8 are in accordance with ITU I.430.

State machines are the key to understanding the transceiver part of the SBCX-X. They include all information relevant to the user and enable him to understand and predict the behaviour of the SBCX-X. The state diagram notation is given in **Figure 32**. The informations contained in the state diagrams are:

- state name (based on ITU I.430)
- S/T signal received (INFO)
- S/T signal transmitted (INFO)
- C/I code received
- C/I code transmitted
- transition criteria

The coding of the C/I commands and indications are described in detail in **Chapter 3.5.4**.



**Figure 32 State Diagram Notation**

The following example illustrates the use of a state diagram with an extract of the TE state diagram. The state explained is “F3 deactivated”.

The state may be entered:

- from the unconditional states (ARL, RES, TM)
- from state “F3 pending deactivation”, “F3 power up”, “F4 pending activation” or “F5 unsynchronized” after the C/I command “DI” has been received.

The following informations are transmitted:

- INFO 0 (no signal) is sent on the S/T-interface.
- C/I message “DC” is issued on the IOM-2 interface.

**Preliminary****Description of Functional Blocks**

The state may be left by either of the following methods:

- Leave for the state “F3 power up” in case C/I = “TIM” code is received.
- Leave for state “F4 pending activation” in case C/I = AR8 or AR10 is received.
- Leave for the state “F6 synchronized” after INFO 2 has been recognized on the S/T-interface.
- Leave for the state “F7 activated” after INFO 4 has been recognized on the S/T-interface.
- Leave for any unconditional state if any unconditional C/I command is received.

As can be seen from the transition criteria, combinations of multiple conditions are possible as well. A “\*” stands for a logical AND combination. And a “+” indicates a logical OR combination.

The sections following the state diagram contain detailed information on all states and signals used.

### **3.5.1 State Machine TE and LT-T mode**

#### **3.5.1.1 State Transition Diagram (TE, LT-T)**

**Figure 33** shows the state transition diagram of the SBCX-X state machine. **Figure 34** shows this for the unconditional transitions (Reset, Loop, Test Mode i).




Figure 33 State Transition Diagram (TE, LT-T)






Figure 34 State Transition Diagram of Unconditional Transitions (TE, LT-T)

### 3.5.1.2 States (TE, LT-T)

#### F3 Pending Deactivation

State after deactivation from the S/T interface by INFO 0. Note that no activation from the terminal side is possible starting from this state. A 'DI' command has to be issued to enter the state 'Deactivated State'.

#### F3 Deactivated State

The S/T interface is deactivated and the clocks are deactivated 500  $\mu$ s after entering this state and receiving INFO 0 if the CFS bit of the SBCX-X Configuration Register is set to "0". Activation is possible from the S/T interface and from the IOM-2 interface. The bit TR\_CMD.PD is set and the analog part is powered down.

#### F3 Power Up

The S/T interface is deactivated (INFO 0 on the line) and the clocks are running.

#### F4 Pending Activation

The SBCX-X transmits INFO 1 towards the network, waiting for INFO 2.

**Preliminary****Description of Functional Blocks****F5 Unsynchronized**

Any signal except INFO 2 or 4 detected on the S/T interface.

**F6 Synchronized**

The receiver has synchronized and detects INFO 2. INFO 3 is transmitted to synchronize the NT.

**F7 Activated**

The receiver has synchronized and detects INFO 4. All user channels are now conveyed transparently to the IOM-2 interface.

To transfer user channels transparently to the S/T interface either the command AR8 or AR10 has to be issued and TR\_STA.FSYN must be "1" (signal from remote side must be synchronous).

**F8 Lost Framing**

The receiver has lost synchronization in the states F6 or F7 respectively.

**Unconditional States****Loop A Closed (internal or external)**

The SBCX-X loops back the transmitter to the receiver and activates by transmission of INFO 3. The receiver has not yet synchronized.

For a non transparent internal loop the DIS\_TX bit of register TR\_CONF2 has to be set to '1'.

**Loop A Activated (internal or external)**

The receiver has synchronized to INFO 3. Data may be sent. The indication "AIL" is output to indicate the activated state. If the loop is closed internally and the S/T line awake detector detects any signal on the S/T interface, this is indicated by "RSY".

**Test Mode - SSP**

Single alternating pulses are transmitted to the S/T-interface resulting in a frequency of the fundamental mode of 2 kHz.

**Test Mode - SCP**

Continuous alternating pulses are transmitted to the S/T-interface resulting in a frequency of the fundamental mode of 96 kHz.

Preliminary

Description of Functional Blocks

3.5.1.3 C/I Codes (TE, LT-T)

Command	Abbr.	Code	Remark
Activation Request with priority class 8	AR8	1000	Activation requested by the SBCX-X, D-channel priority set to 8 ( <b>see note</b> )
Activation Request with priority class 10	AR10	1001	Activation requested by the SBCX-X, D-channel priority set to 10 ( <b>see note</b> )
Activation Request Loop	ARL	1010	Activation requested for the internal or external Loop A ( <b>see note</b> ). For a non transparent internal loop bit DIS_TX of register TR_CONF2 has to be set to '1' additionally.
Deactivation Indication	DI	1111	Deactivation Indication
Reset	RES	0001	Reset of the layer-1 statemachine
Timing	TIM	0000	Layer-2 device requires clocks to be activated
Test mode SSP	SSP	0010	One AMI-coded pulse transmitted in each frame, resulting in a frequency of the fundamental mode of 2 kHz
Test mode SCP	SCP	0011	AMI-coded pulses transmitted continuously, resulting in a frequency of the fundamental mode of 96 kHz

*Note: In the activated states (AI8, AI10 or AIL indication) the 2B+D channels are only transferred transparently to the S/T interface if one of the three "Activation Request" commands is permanently issued.*

Indication	Abbr.	Code	Remark
Deactivation Request	DR	0000	Deactivation request via S/T-interface if left from F7/F8
Reset	RES	0001	Reset acknowledge
Test Mode Acknowledge	TMA	0010	Acknowledge for both SSP and SCP
Slip Detected	SLD	0011	
Resynchronization during level detect	RSY	0100	Signal received, receiver not synchronous

**Preliminary**

**Description of Functional Blocks**

<b>Indication</b>	<b>Abbr.</b>	<b>Code</b>	<b>Remark</b>
Deactivation Request from F6	DR6	0101	Deactivation Request from state F6
Power up	PU	0111	IOM-2 interface clocking is provided
Activation request	AR	1000	INFO 2 received
Activation request loop	ARL	1010	Internal or external loop A closed
Illegal Code Violation	CVR	1011	Illegal code violation received. This function has to be enabled by setting the EN_ICV bit of register TR_CONF0.
Activation indication loop	AIL	1110	Internal or external loop A activated
Activation indication with priority class 8	AI8	1100	INFO 4 received, D-channel priority is 8 or 9.
Activation indication with priority class 10	AI10	1101	INFO 4 received, D-channel priority is 10 or 11.
Deactivation confirmation	DC	1111	Clocks are disabled if CFS bit of register MODE1 is set to '1', quiescent state

### 3.5.1.4 Infos on S/T (TE, LT-T)

#### Receive Infos on S/T (Downstream)

Name	Abbr.	Description
INFO 0	i0	No signal on S/T
INFO 2	i2	4 kHz frame A='0'
INFO 4	i4	4 kHz frame A='1'
INFO X	ix	Any signal except INFO 2 or INFO 4

#### Transmit Infos on S/T (Upstream)

Name	Abbr.	Description
INFO 0	i0	No signal on S/T
INFO 1	i1	Continuous bit sequence of the form '00111111'
INFO 3	i3	4 kHz frame
Test INFO 1	it <sub>1</sub>	SSP - Send Single Pulses
Test INFO 2	it <sub>2</sub>	SCP - Send Continuous Pulses

### 3.5.2 State Machine LT-S Mode

#### 3.5.2.1 State Transition Diagram (LT-S)




Figure 35 State Transition Diagram (LT-S)

### 3.5.2.2 States (LT-S)

#### G1 Deactivated

The transceiver is not transmitting. There is no signal detected on the S/T interface, and no activation command is received in the C/I channel. The clocks are deactivated if MODE1.CFS is set to 1. Activation is possible from the S/T interface and from the IOM-2 interface.

#### G2 Pending Activation

As a result of an  $\overline{\text{INFO 0}}$  detected on the S/T line or an ARD command, the transceiver begins transmitting INFO 2 and waits for reception of INFO 3. The timer to supervise reception of INFO 3 is to be implemented in software. In case of an ARL command, loop 2 is closed.

#### G3 Activated

Normal state where INFO 4 is transmitted to the S/T-interface. The transceiver remains in this state as long as neither a deactivation nor a test mode is requested, nor the receiver loses synchronism.

When receiver synchronism is lost, INFO 2 is sent automatically. After reception of INFO 3, the transmitter keeps on sending INFO 4.

#### G2 Lost Framing

This state is reached when the transceiver has lost synchronism in the state G3 activated.

#### G4 Pending Deactivation

This state is triggered by a deactivation request DR. It is an unstable state: indication DI (state "G4 Wait for DR.") is issued by the transceiver when:

either INFO 0 is received for a duration of 16 ms,  
or an internal timer of 32 ms expires.

#### G4 Wait for $\overline{\text{DR}}$

Final state after a deactivation request. The transceiver remains in this state until DC is issued.

**Preliminary**

**Description of Functional Blocks**

**Unconditional States**

**Test mode - SSP**

Single alternating pulses are sent on the S/T-interface.

**Test mode - SCP**

Continuous alternating pulses are sent on the S/T-interface.

**3.5.2.3 C/I Codes (LT-S)**

Command	Abbr.	Code	Remark
Deactivation Request	DR	0000	DR - Deactivation Request. Initiates a complete deactivation from the exchange side by transmitting INFO 0.
Reset	RES	0001	Reset of state machine. Transmission of INFO 0. No reaction to incoming infos. RES is an unconditional command.
Send Single Pulses	SSP	0010	Send Single Pulses.
Send Continuous Pulses	SCP	0011	Send Continuous Pulses.
Activation Request	AR	1000	Activation Request. This command is used to start an exchange initiated activation.
Activation Request Loop	ARL	1010	Activation request loop. The transceiver is requested to operate an analog loop-back close to the S/T-interface.
Deactivation Confirmation	DC	1111	Deactivation Confirmation. Transfers the transceiver into a deactivated state in which it can be activated from a terminal (detection of INFO 0 enabled).



**Preliminary**

**Description of Functional Blocks**

Indication	Abbr.	Code	Remark
Timing	TIM	0000	Interim indication during activation procedure in G1.
Reset	RES	0001	Reset of state machine. Transmission of INFO 0. No reaction to incoming infos. RES is an unconditional command.
Receiver not Synchronous	RSY	0100	Receiver is not synchronous
Activation Request	AR	1000	INFO 0 received from terminal. Activation proceeds.
Illegal Code Violation	CVR	1011	Illegal code violation received. This function has to be enabled in TR_CONF0.EN_ICV.
Activation Indication	AI	1100	Synchronous receiver, i.e. activation completed.
Deactivation Indication	DI	1111	Timer (32 ms) expired or INFO 0 received for a duration of 16 ms after deactivation request

### 3.5.2.4 Infos on S/T (LT-S)

#### Receive Infos on S/T (Downstream)

I0	INFO 0 detected
$\bar{I}0$	Level detected (signal different to I0)
I3	INFO 3 detected
$\bar{I}3$	Any INFO other than INFO 3

#### Transmit Infos on S/T (Upstream)

I0	INFO 0
I2	INFO 2
I4	INFO 4
It	Send Single Pulses (SSP). Send Continuous Pulses (SCP).

### 3.5.3 State Machine NT Mode

#### 3.5.3.1 State Transition Diagram (NT)




Figure 36 State Transition Diagram (NT)

### 3.5.3.2 States (NT)

#### G1 Deactivated

The transceiver is not transmitting. There is no signal detected on the S/T-interface, and no activation command is received in the C/I channel. The clocks are deactivated if the bit MODE1.CFS is set to 1. Activation is possible from the S/T interface and from the IOM-2 interface.

#### G1 $\overline{\text{IO}}$ Detected

An  $\overline{\text{INFO 0}}$  is detected on the S/T-interface, translated to an "Activation Request" indication in the C/I channel. The transceiver is waiting for an AR command, which normally indicates that the transmission line upstream (usually a two-wire U interface) is synchronized.

#### G2 Pending Activation

As a result of the ARD command, an INFO 2 is sent on the S/T-interface. INFO 3 is not yet received. In case of ARL command, loop 2 is closed.

#### G2 wait for AID

INFO 3 was received, INFO 2 continues to be transmitted while the transceiver waits for a "switch-through" command AID from the device upstream.

#### G3 Activated

INFO 4 is sent on the S/T-interface as a result of the "switch through" command AID: the B and D-channels are transparent. On the command AIL, loop 2 is closed.

#### G2 Lost Framing S/T

This state is reached when the transceiver has lost synchronism in the state G3 activated.

#### G3 Lost Framing U

On receiving an RSY command which usually indicates that synchronization has been lost on the two-wire U interface, the transceiver transmits INFO 2.

**Preliminary**

**Description of Functional Blocks**

**G4 Pending Deactivation**

This state is triggered by a deactivation request DR, and is an unstable state. Indication DI (state “G4 wait for DR”) is issued by the transceiver when:

either INFO 0 is received for a duration of 16 ms  
or an internal timer of 32 ms expires.

**G4 wait for  $\overline{DR}$**

Final state after a deactivation request. The transceiver remains in this state until DC is issued.

**Unconditional States**

**Test Mode SSP**

Send Single Pulses

**Test Mode SCP**

Send Continuous Pulses

**3.5.3.3 C/I Codes (NT)**

Command	Abbr.	Code	Remark
Deactivation Request	DR	0000	DR - Deactivation Request. Initiates a complete deactivation from the exchange side by transmitting INFO 0. Unconditional command.
Reset	RES	0001	Reset of state machine. Transmission of INFO 0. No reaction to incoming infos. RES is an unconditional command.
Send Single Pulses	SSP	0010	Send Single Pulses.
Send Continuous Pulses	SCP	0011	Send Continuous Pulses.
Receiver not Synchronous	RSY	0100	Receiver is not synchronous
Activation Request	AR	1000	Activation Request. This command is used to start an exchange initiated activation.

Preliminary

Description of Functional Blocks

Command	Abbr.	Code	Remark
Activation Request Loop	ARL	1010	Activation request loop. The transceiver is requested to operate an analog loop-back close to the S/T-interface.
Activation Indication	AI	1100	Synchronous receiver, i.e. activation completed.
Activation Indication Loop	AIL	1110	Activation Indication Loop
Deactivation Confirmation	DC	1111	Deactivation Confirmation. Transfers the transceiver into a deactivated state in which it can be activated from a terminal (detection of $\overline{\text{INFO 0}}$ enabled).

Indication	Abbr.	Code	Remark
Timing	TIM	0000	Interim indication during deactivation procedure
Reset	RES	0001	Reset of state machine. Transmission of $\overline{\text{INFO 0}}$ . No reaction to incoming infos. RES is an unconditional command.
Receiver not Synchronous	RSY	0100	Receiver is not synchronous
Activation Request	AR	1000	$\overline{\text{INFO 0}}$ received from terminal. Activation proceeds.
Illegal Code Violation	CVR	1011	Illegal code violation received. This function has to be enabled in TR_CONF0.EN_ICV.
Activation Indication	AI	1100	Synchronous receiver, i.e. activation completed.
Deactivation Indication	DI	1111	Timer (32 ms) expired or $\overline{\text{INFO 0}}$ received for a duration of 16 ms after deactivation request

### 3.5.4 Command / Indicate Channel Codes (C/I0) - Overview


The table below presents all defined C/I0 codes. A command needs to be applied continuously until the desired action has been initiated. Indications are strictly state orientated. Refer to the state diagrams in the previous sections for commands and indications applicable in various states.

Code	TE/LT-T		LT-S		NT	
	Cmd	Ind	Cmd	Ind	Cmd	Ind
0 0 0 0	TIM	DR	DR	TIM	DR	TIM
0 0 0 1	RES	RES	RES	RES	RES	RES
0 0 1 0	SSP	TMA	SSP	–	SSP	–
0 0 1 1	SCP	SLD	SCP	–	SCP	–
0 1 0 0	–	RSY	–	RSY	RSY	RSY
0 1 0 1	–	DR6	–	–	–	–
0 1 1 0	–	–	–	–	–	–
0 1 1 1	–	PU	–	–	–	–
1 0 0 0	AR8	AR	AR	AR	AR	AR
1 0 0 1	AR10	–	–	–	–	–
1 0 1 0	ARL	ARL	ARL	–	ARL	–
1 0 1 1	–	CVR	–	CVR	–	CVR
1 1 0 0	–	AI8	–	AI	AI	AI
1 1 0 1	–	AI10	–	–	–	–
1 1 1 0	–	AIL	–	–	AIL	–
1 1 1 1	DI	DC	DC	DI	DC	DI

### 3.6 Control Procedures

#### 3.6.1 Example of Activation/Deactivation

An example of an activation/deactivation of the S/T interface initiated by the terminal with the time relationships mentioned in the previous chapters is shown in **Figure 37**.



**Figure 37** Example of Activation/Deactivation Initiated by the Terminal




### 3.6.2 Activation initiated by the Terminal

INFO 1 has to be transmitted as long as INFO 0 is received.

INFO 0 has to be transmitted thereafter as long as no valid INFO (INFO 2 or INFO 4) is received.

After reception of INFO 2 or INFO 4 transmission of INFO 3 has to be started.

Data can be transmitted if INFO 4 has been received.




**Figure 38 Example of Activation/Deactivation initiated by the Terminal (TE). Activation/Deactivation completely under Software Control**

Note: RINF and XINF are Receive- and Transmit-INFOs of the registers TR\_STA TR\_CMD.

### 3.6.3 Activation initiated by the Network Termination NT

INFO 0 has to be transmitted as long as no valid INFO (INFO 2 or INFO 4) is received. After reception of INFO 2 or INFO 4 transmission of INFO 3 has to be started. Data can be transmitted if INFO 4 has been received.



**Figure 39 Example of Activation/Deactivation initiated by the Network Termination (NT).  
Activation/Deactivation completely under Software Control**

Note: RINF and XINF are Receive- and Transmit-INFOs of the registers TR\_STA TR\_CMD.

### 3.7 IOM-2 Interface

The SBCX-X supports the IOM-2 interface in linecard mode and in terminal mode with single clock and double clock. The IOM-2 interface consists of four lines: FSC, DCL, DD and DU. The rising edge of FSC indicates the start of an IOM-2 frame. The DCL and the BCL clock signals synchronize the data transfer on both data lines DU and DD. The DCL is twice the bit rate, the BCL rate is equal to the bit rate. The bits are shifted out with the rising edge of the first DCL clock cycle and sampled at the falling edge of the second clock cycle.

The IOM-2 interface can be enabled/disabled with the DIS\_IOM bit in the IOM\_CR register.

#### TE Mode

A DCL signal and BCL signal (pin BCL/SCLK) output is provided and the FSC signal is generated by the receive DPLL which synchronizes it to the received S/T frame.

The BCL clock together with the two serial data strobe signals (SDS1, SDS2) can be used to connect time slot oriented standard devices to the IOM-2 interface. If the transceiver is disabled (TR\_CON.DIS\_TR) the DCL and FSC pins become input. In this case the clock mode bit (IOM\_CR.CLKM) selects between a double clock and a single clock input for DCL.

The clock rate/frequency of the IOM-2 signals in TE mode are:

DD, DU: 768 kbit/s  
 FSC (o): 8 kHz  
 DCL (o): 1536 kHz (double clock rate)  
 BCL (o): 768 kHz (single clock rate)  
 Option - Transceiver disabled (DIS\_TR = '1'):  
 FSC (i): 8 kHz  
 DCL (i): 1536 ... 4096 kHz, in steps of 512 kHz (double clock rate)

#### LT-S, LT-T, NT Modes

The IOM-2 clock signals FSC and BCL are input.


In LT-T mode a 1536 kHz output clock synchronous to S is provided at pin SCLK which can directly be connected to the DCL input.

DD, DU: data rate = DCL/2 kbit/s (LT-T mode)  
 FSC (i): 8 kHz  
 DCL (i): 512 ... 4096 kHz, in steps of 512 kHz (double clock rate)  
 SCLK (o): 1536 kHz (LT-T mode), BCL derived via DCL/2 (LT-S/NT mode)

*Note: In all modes the direction of the data lines DU and DD is not fix but depending on the timeslot which can be seen in the figures below.*

### IOM-2 Frame Structure (TE Mode)

The frame structure on the IOM-2 data ports (DU, DD) of a master device in IOM-2 terminal mode is shown in **Figure 40**.



**Figure 40 IOM<sup>®</sup>-2 Frame Structure in Terminal Mode**


The frame is composed of three channels

- Channel 0 contains 144-kbit/s of user and signaling data (2B + D), a MONITOR programming channel (MON0) and a command/indication channel (CIO) for control and programming of the layer-1 transceiver.
- Channel 1 contains two 64-kbit/s intercommunication channels (IC) plus a MONITOR and command/indicate channel (MON1, C11) to program or transfer data to other IOM-2 devices.
- Channel 2 is used for the TIC-bus access. Only the command/indicate bits are specified in this channel.

### IOM-2 Frame Structure (LT-S, LT-T Modes)

This mode is used in LT-S and LT-T applications. The frame is a multiplex of up to eight IOM-2 channels (DCL = 4096 kHz, see [Figure 41](#)), each of which has the structure described above.

The reset value for assignment to one of the eight channels (0 to 7) is done via pin strapping (CH0-2), however the host can reprogram the selected timeslot in DCH\_TSDP.TSS.



**Figure 41 Multiplexed Frame Structure of the IOM-2 Interface in Non-TE Timing Mode**

### IOM-2 Frame Structure (NT Mode)

In NT mode one IOM-2 channel is used (DCL=512 kHz). The channel structure is the same as described above.

### 3.7.1 IOM-2 Handler

The IOM-2 handler offers a great flexibility for handling the data transfer between the different functional units of the SBCX-X and voice/data devices connected to the IOM-2 interface. Additionally it provides a microcontroller access to all timeslots of the IOM-2 interface via the four controller data access registers (CDA). **Figure 42** shows the architecture of the IOM-2 handler. For illustrating the functional description it contains all configuration and control registers of the IOM-2 handler. A detailed register description can be found in **Chapter 4.3**.

The PCM data of the functional units

- Transceiver (TR) and the
- Controller data access (CDA)

can be configured by programming the time slot and data port selection registers (TSDP). With the TSS bits (Time Slot Selection) the PCM data of the functional units can be assigned to each of the 32 PCM time slots of the IOM-2 frame. With the DPS bit (Data Port Selection) the output of each functional unit is assigned to DU or DD respectively. The input is assigned vice versa. With the data control registers (xxx\_CR) the access to the data of the functional units can be controlled by setting the corresponding control bits (EN, SWAP).

The IOM-2 handler also provides access to the

- MONITOR channel (MON)
- C/I channels (C/I0, C/I1) and
- TIC bus (TIC)

The access to these channels is controlled by the register MON\_CR and DCI\_CR. The IOM-2 interface with the two Serial Data Strobes (SDS1,2) is controlled by the control registers IOM\_CR, SDS1\_CR and SDS2\_CR.

The reset configuration of the SBCX-X IOM-2 handler corresponds to the defined frame structure and data ports of a master device in IOM-2 terminal mode (see **Figure 40**).




Figure 42 Architecture of the IOM-2 Handler (Example Configuration)

### 3.7.1.1 Controller Data Access (CDA)

With its four controller data access registers (CDA10, CDA11, CDA20, CDA21) the SBCX-X IOM-2 handler provides a very flexible solution for the host access to up to 32 IOM-2 time slots.

The functional unit CDA (controller data access) allows with its control and configuration registers

- looping of up to four independent PCM channels from DU to DD or vice versa over the four CDA registers
- shifting of two independent PCM channels to another two independent PCM channels on both data ports (DU, DD). Between reading and writing the data can be manipulated (processed with an algorithm) by the microcontroller. If this is not the case a switching function is performed
- monitoring of up to four time slots on the IOM-2 interface simultaneously
- microcontroller read and write access to each PCM timeslot

The access principle which is identical for the two channel register pairs CDA10/11 and CDA20/21 is illustrated in **Figure 43**. Each of the index variables x,y used in the following description can be 1 or 2 for x and 0 or 1 for y. The prefix 'CDA\_' from the register names has been omitted for simplification.


To each of the four CDAXy data registers a TSDPxy register is assigned by which the time slot and the data port can be determined. With the TSS (Time Slot Selection) bits a time slot from 0...31 can be selected. With the DPS (Data Port Selection) bit the output of the CDAXy register can be assigned to DU or DD respectively. The time slot and data port for the output of CDAXy is always defined by its own TSDPxy register. The input of CDAXy depends on the SWAP bit in the control registers CRx.

- If the SWAP bit = '0' (swap is disabled) the time slot and data port for the input and output of the CDAXy register is defined by its own TSDPxy register.
- If the SWAP bit = '1' (swap is enabled) the input port and timeslot of the CDAX0 is defined by the TSDP register of CDAX1 and the input port and timeslot of CDAX1 is defined by the TSDP register of CDAX0. The input definition for timeslot and data port CDAX0 are thus swapped to CDAX1 and for CDAX1 swapped to CDAX0. The output timeslots are not affected by SWAP.

The input and output of every CDAXy register can be enabled or disabled by setting the corresponding EN (-able) bit in the control register CDAX\_CR. If the input of a register is disabled the output value in the register is retained.

Usually one input and one output of a functional unit (transceiver, HDLC controller, CDA register) is programmed to a timeslot on IOM-2 (e.g. for B-channel transmission in upstream direction the HDLC controller writes data onto IOM and the transceiver reads data from IOM). For monitoring data in such cases a CDA register is programmed as described below under "Monitoring Data". Besides that none of the IOM timeslots must be assigned more than one input and output of any functional unit.






**Figure 43 Data Access via CDAX1 and CDAX2 register pairs**

### Looping and Shifting Data

**Figure 44** gives examples for typical configurations with the above explained control and configuration possibilities with the bits TSS, DPS, EN and SWAP in the registers TSDPx<sub>y</sub> or CDAX<sub>x</sub>\_CR:

- looping IOM-2 time slot data from DU to DD or vice versa (SWAP = 0)
- shifting data from TS<sub>a</sub> to TS<sub>b</sub> and TS<sub>c</sub> to TS<sub>d</sub> in both transmission directions (SWAP = 1)
- switching data from TS<sub>a</sub> to TS<sub>b</sub> and looping from DU to DD or TS<sub>c</sub> to TS<sub>d</sub> and looping from DD to DU respectively

TS<sub>a</sub> is programmed in TSDP10, TS<sub>b</sub> in TSDP11, TS<sub>c</sub> in TSDP20 and TS<sub>d</sub> in TSDP21. It should also be noted that the input control of CDA registers is swapped if SWAP=1 while the output control is not affected (e.g. for CDA11 in example a: EN\_I1=1 and EN\_O1=1, whereas for CDA11 in example b: EN\_I0=1 and EN\_O1=1).




**Figure 44** Examples for Data Access via CDAxy Registers

a) Looping Data

b) Shifting (Switching) Data

c) Shifting and Looping Data


**Figure 45** shows the timing of looping TSa from DU to DD ( $a = 0...31$ ) via CDAXy register. TSa is read in the CDAXy register from DU and is written one frame later on DD.



**Figure 45 Data Access when Looping TSa from DU to DD**

**Figure 46** shows the timing of shifting data from TSa to TSb on DU (DD). In **Figure 46a**) shifting is done in one frame because TSa and TSb didn't succeed direct one another ( $a, b = 0...29$  and  $b \geq a+2$ ). In **Figure 46b**) shifting is done from one frame to the following frame. This is the case when the time slots succeed one other ( $b = a+1$ ) or  $b$  is smaller than  $a$  ( $b < a$ ).

At looping and shifting the data can be accessed by the controller between the synchronous transfer interrupt (STI) and the status overflow interrupt (STOV). STI and STOV are explained in the section 'Synchronous Transfer'. If there is no controller intervention the looping and shifting is done autonomous.




**Figure 46 Data Access when Shifting TSa to TSb on DU (DD)**

### Monitoring Data

**Figure 47** gives an example for monitoring of two IOM-2 time slots each on DU or DD simultaneously. For monitoring on DU and/or DD the channel registers with even numbers (CDA10, CDA20) are assigned to time slots with even numbers TS(2n) and the channel registers with odd numbers (CDA11, CDA21) are assigned to time slots with odd numbers TS(2n+1). The user has to take care of this restriction by programming the appropriate time slots.

However, this rule is only valid if two blocks (e.g. transceiver and HDLC controller) are programmed to these timeslots and are communicating via IOM-2. If only one block is programmed to this timeslot, the timeslots for CDAx0 and CDAx1 can be programmed completely independently.



**Figure 47 Example for Monitoring Data**

### Monitoring TIC Bus (TE mode)

Monitoring the TIC bus (TS11) is handled as a special case. The TIC bus can be monitored with the registers CDAx0 by setting the EN\_TBM (Enable TIC Bus Monitoring) bit in the control registers CRx. In this special case the TSDPx0 must be set to 08<sub>h</sub> for monitoring from DU or 88<sub>h</sub> for monitoring from DD respectively. By this it is possible to monitor the TIC bus (TS11) and the odd numbered D-channel (TS3) simultaneously on DU and DD.

## Synchronous Transfer

While looping, shifting and switching the data can be accessed by the controller between the synchronous transfer interrupt (STI) and the status overflow interrupt (STOV).

The microcontroller access to the CDA<sub>xy</sub> registers can be synchronized by means of four programmable synchronous transfer interrupts (STI<sub>xy</sub>) and synchronous transfer overflow interrupts (STOV<sub>xy</sub>) in the STI register.

Depending on the DPS bit in the corresponding CDA\_TSDP<sub>xy</sub> register the STI<sub>xy</sub> is generated two (for DPS='0') or one (for DPS='1') BCL clock after the selected time slot (CDA\_TSDP<sub>xy</sub>.TSS). One BCL clock is equivalent to two DCL clocks.

In the following description the index  $xy_0$  and  $xy_1$  are used to refer to two different interrupt pairs (STI/STOV) out of the four CDA interrupt pairs (STI10/STOV10, STI11/STOV11, STI20/STOV20, STI21/STOV21).

An STOV<sub>xy<sub>0</sub></sub> is related to its STI<sub>xy<sub>0</sub></sub> and is only generated if STI<sub>xy<sub>0</sub></sub> is enabled and not acknowledged. However, if STI<sub>xy<sub>0</sub></sub> is masked, the STOV<sub>xy<sub>0</sub></sub> is generated for any other STI<sub>xy<sub>1</sub></sub> which is enabled and not acknowledged.

**Table 9** gives some examples for that. It is assumed that an STOV interrupt is only generated because an STI interrupt was not acknowledged before.

In example 1 only the STI<sub>xy<sub>0</sub></sub> is enabled and thus STI<sub>xy<sub>0</sub></sub> is only generated. If no STI is enabled, no interrupt will be generated even if STOV is enabled (example 2).

In example 3 STI<sub>xy<sub>0</sub></sub> is enabled and generated and the corresponding STOV<sub>xy<sub>0</sub></sub> is disabled. STI<sub>xy<sub>1</sub></sub> is disabled but its STOV<sub>xy<sub>1</sub></sub> is enabled, and therefore STOV<sub>xy<sub>1</sub></sub> is generated due to STI<sub>xy<sub>0</sub></sub>. In example 4 additionally the corresponding STOV<sub>xy<sub>0</sub></sub> is enabled, so STOV<sub>xy<sub>0</sub></sub> and STOV<sub>xy<sub>1</sub></sub> are both generated due to STI<sub>xy<sub>0</sub></sub>.

In example 5 additionally the STI<sub>xy<sub>1</sub></sub> is enabled with the result that STOV<sub>xy<sub>0</sub></sub> is only generated due to STI<sub>xy<sub>0</sub></sub> and STOV<sub>xy<sub>1</sub></sub> is only generated due to STI<sub>xy<sub>1</sub></sub>.

Compared to the previous example STOV<sub>xy<sub>0</sub></sub> is disabled in example 6, so STOV<sub>xy<sub>0</sub></sub> is not generated and STOV<sub>xy<sub>1</sub></sub> is only generated for STI<sub>xy<sub>1</sub></sub> but not for STI<sub>xy<sub>0</sub></sub>.

Compared to example 5 in example 7 a third STOV<sub>xy<sub>2</sub></sub> is enabled and thus STOV<sub>xy<sub>2</sub></sub> is generated additionally for both STI<sub>xy<sub>0</sub></sub> and STI<sub>xy<sub>1</sub></sub>.


**Table 9 Examples for Synchronous Transfer Interrupts**

Enabled Interrupts (Register MSTI)		Generated Interrupts (Register STI)		
STI	STOV	STI	STOV	
xy <sub>0</sub>	-	xy <sub>0</sub>	-	Example 1
-	xy <sub>0</sub>	-	-	Example 2
xy <sub>0</sub>	xy <sub>1</sub>	xy <sub>0</sub>	xy <sub>1</sub>	Example 3
xy <sub>0</sub>	xy <sub>0</sub> ; xy <sub>1</sub>	xy <sub>0</sub>	xy <sub>0</sub> ; xy <sub>1</sub>	Example 4
xy <sub>0</sub> ; xy <sub>1</sub>	xy <sub>0</sub> ; xy <sub>1</sub>	xy <sub>0</sub> xy <sub>1</sub>	xy <sub>0</sub> xy <sub>1</sub>	Example 5
xy <sub>0</sub> ; xy <sub>1</sub>	xy <sub>1</sub>	xy <sub>0</sub> xy <sub>1</sub>	- xy <sub>1</sub>	Example 6
xy <sub>0</sub> ; xy <sub>1</sub>	xy <sub>0</sub> ; xy <sub>1</sub> ; xy <sub>2</sub>	xy <sub>0</sub> xy <sub>1</sub>	xy <sub>0</sub> ; xy <sub>2</sub> xy <sub>1</sub> ; xy <sub>2</sub>	Example 7

An STOV interrupt is not generated if all stimulating STI interrupts are acknowledged.


An STI<sub>xy</sub> must be acknowledged by setting the ACK<sub>xy</sub> bit in the ASTI register until two BCL clocks (for DPS='0') or one BCL clocks (for DPS='1') before the time slot which is selected for the appropriate STI<sub>xy</sub>.

The interrupt structure of the synchronous transfer is shown in **Figure 48**.



**Figure 48 Interrupt Structure of the Synchronous Data Transfer**

**Figure 49** shows some examples based on the timeslot structure. Figure a) shows at which point in time an STI and STOV interrupt is generated for a specific timeslot. Figure b) is identical to example 3 above, figure c) corresponds to example 5 and figure d) shows example 4.



**Figure 49** Examples for the Synchronous Transfer Interrupt Control with one enabled STIxy



### 3.7.2 Serial Data Strobe Signal and Strobed Data Clock

For time slot oriented standard devices connected to the IOM-2 interface the SBCX-X provides two independent data strobe signals SDS1 and SDS2. Instead of a data strobe signal a strobed IOM-2 bit clock can be provided on pin SDS1 and SDS2.

#### 3.7.2.1 Serial Data Strobe Signal

The two strobe signals can be generated with every 8-kHz frame and are controlled by the registers SDS1/2\_CR. By programming the TSS bits and three enable bits (ENS\_TSS, ENS\_TSS+1, ENS\_TSS+3) a data strobe can be generated for the IOM-2 time slots TS, TS+1 and TS+3 and any combination of them.

The data strobes for TS and TS+1 are always 8 bits long (bit7 to bit0) whereas the data strobe for TS+3 is always 2 bits long (bit7, bit6).

**Figure 50** shows three examples for the generation of a strobe signal. In example 1 the SDS is active during channel B2 on IOM-2 whereas in the second example during IC2 and MON1. The third example shows a strobe signal for 2B+D channels which can be used e.g. for an IDSL (144kbit/s) transmission.





Figure 50 Data Strobe Signal

### 3.7.2.2 Strobed IOM-2 Bit Clock

The strobed IOM-2 bit clock is active during the programmed window. Outside the programmed window a '0' is driven. Two examples are shown in [Figure 51](#).



**Figure 51 Strobed IOM-2 Bit Clock. Register SDS\_CONF programmed to 01<sub>H</sub>**


The strobed bit clock can be enabled in SDS\_CONF.SDS1/2\_BCL.

### 3.7.3 IOM-2 Monitor Channel

The IOM-2 MONITOR channel (see [Figure 52](#)) is utilized for information exchange in the MONITOR channel between a master mode device and a slave mode device.

The MONITOR channel data can be controlled by the bits in the MONITOR control register (MON\_CR). For the transmission of the MONITOR data one of the IOM-2 channels (3 IOM-2 channels in TE mode, 8 channels in non TE mode) can be selected by setting the MONITOR channel selection bits (MCS) in the MONITOR control register (MON\_CR).

The DPS bit in the same register selects between an output on DU or DD respectively and with EN\_MON the MONITOR data can be enabled/disabled. The default value is MONITOR channel 0 (MON0) enabled and transmission on DD.



**Figure 52 Examples of MONITOR Channel Applications in IOM-2 TE Mode**

The MONITOR channel of the SBCX-X can be used in following applications which are illustrated in [Figure 52](#):

- As a **master device** the SBCX-X can program and control other devices attached to the IOM-2 which do not need a parallel microcontroller interface e.g. ARCOFI-BA PSB 2161. This facilitates redesigning existing terminal designs in which e.g. an interface of an expansion slot is realized with IOM-2 interface and monitor programming.

**Preliminary**

**Description of Functional Blocks**

- As a **slave device** the transceiver part of the SBCX-X is programmed and controlled from a master device on IOM-2 (e.g. ISAR34 PSB 7115). This is used in applications where no microcontroller is connected directly to the SBCX-X in order to simplify host interface connection. The HDLC controlling is processed by the master device therefore the HDLC data is transferred via IOM-2 interface directly to the master device.
- For **data exchange** between two microcontroller systems attached to two different devices on one IOM-2 backplane. Use of the MONITOR channel avoids the necessity of a dedicated serial communication path between the two systems. This simplifies the system design of terminal equipment.

**3.7.3.1 Handshake Procedure**

The MONITOR channel operates on an asynchronous basis. While data transfers on the bus take place synchronized to frame sync (FSC), the flow of data is controlled by a handshake procedure using the MONITOR Channel Receive (MR) and MONITOR Channel Transmit (MX) bits. Data is placed onto the MONITOR channel and the MX bit is activated. This data will be transmitted once per 8-kHz frame until the transfer is acknowledged via the MR bit.

The MONITOR channel protocol is described in the following section and [Figure 53](#) illustrates this. The relevant control and status bits for transmission and reception are listed in [Table 10](#) and [Table 11](#).

**Table 10 Transmit Direction**

Control/ Status Bit	Register	Bit	Function
Control	MOCR	MXC	MX Bit Control
		MIE	Transmit Interrupt Enable
Status	MOSR	MDA	Data Acknowledged
		MAB	Data Abort
	MSTA	MAC	Transmission Active

**Table 11 Receive Direction**

Control/ Status Bit	Register	Bit	Function
Control	MOCR	MRC	MR Bit Control
		MRE	Receive Interrupt Enable
Status	MOSR	MDR	Data Received
		MER	End of Reception




Figure 53 MONITOR Channel Protocol (IOM-2)

**Preliminary****Description of Functional Blocks**

Before starting a transmission, the microprocessor should verify that the transmitter is inactive, i.e. that a possible previous transmission has been terminated. This is indicated by a '0' in the MONITOR Channel Active MAC status bit.

After having written the MONITOR Data Transmit (MOX) register, the microprocessor sets the MONITOR Transmit Control bit MXC to '1'. This enables the MX bit to go active ('0'), indicating the presence of valid MONITOR data (contents of MOX) in the corresponding frame. As a result, the receiving device stores the MONITOR byte in its MONITOR Receive MOR register and generates an MDR interrupt status.

Alerted by the MDR interrupt, the microprocessor reads the MONITOR Receive (MOR) register. When it is ready to accept data (e.g. based on the value in MOR, which in a point-to-multipoint application might be the address of the destination device), it sets the MR control bit MRC to '1' to enable the receiver to store succeeding MONITOR channel bytes and acknowledge them according to the MONITOR channel protocol. In addition, it enables other MONITOR channel interrupts by setting MONITOR Interrupt Enable (MIE) to '1'.

As a result, the first MONITOR byte is acknowledged by the receiving device setting the MR bit to '0'. This causes a MONITOR Data Acknowledge MDA interrupt status at the transmitter.

A new MONITOR data byte can now be written by the microprocessor in MOX. The MX bit is still in the active (0) state. The transmitter indicates a new byte in the MONITOR channel by returning the MX bit active after sending it once in the inactive state. As a result, the receiver stores the MONITOR byte in MOR and generates a new MDR interrupt status. When the microprocessor has read the MOR register, the receiver acknowledges the data by returning the MR bit active after sending it once in the inactive state. This in turn causes the transmitter to generate an MDA interrupt status.

This "MDA interrupt – write data – MDR interrupt – read data – MDA interrupt" handshake is repeated as long as the transmitter has data to send. Note that the MONITOR channel protocol imposes no maximum reaction times to the microprocessor.

When the last byte has been acknowledged by the receiver (MDA interrupt status), the microprocessor sets the MONITOR Transmit Control bit MXC to '0'. This enforces an inactive ('1') state in the MX bit. Two frames of MX inactive signifies the end of a message. Thus, a MONITOR Channel End of Reception MER interrupt status is generated by the receiver when the MX bit is received in the inactive state in two consecutive frames. As a result, the microprocessor sets the MR control bit MRC to 0, which in turn enforces an inactive state in the MR bit. This marks the end of the transmission, making the MONITOR Channel Active MAC bit return to '0'.

During a transmission process, it is possible for the receiver to ask a transmission to be aborted by sending an inactive MR bit value in two consecutive frames. This is effected by the microprocessor writing the MR control bit MRC to '0'. An aborted transmission is indicated by a MONITOR Channel Data Abort MAB interrupt status at the transmitter.

## Preliminary

## Description of Functional Blocks

The MONITOR transfer protocol rules are summarized in the following section:

- A pair of MX and MR in the inactive state for two or more consecutive frames indicates an **idle state** or an **end of transmission**.
- A **start of a transmission** is initiated by the transmitter by setting the MXC bit to '1' enabling the internal MX control. The receiver acknowledges the received first byte by setting the MR control bit to '1' enabling the internal MR control.
- The internal MX,MR control indicates or acknowledges a new byte in the MON slot by toggling MX,MR from the active to the inactive state for one frame.
- Two frames with the MR-bit set to inactive indicate a receiver request for **abort**.
- The transmitter can **delay a transmission** sequence by sending the same byte continuously. In that case the MX-bit remains active in the IOM-2 frame following the first byte occurrence. Delaying a transmission sequence is only possible while the receiver MR-bit and the transmitter MX-bit are active.
- Since a **double last-look criterion** is implemented the receiver is able to receive the MON slot data at least twice (in two consecutive frames), the receiver waits for the acknowledge of the reception of two identical bytes in two successive frames.
- To control this handshake procedure a collision detection mechanism is implemented in the transmitter. This is done by making a **collision check** per bit on the transmitted MONITOR data and the MX bit.
- Monitor data will be transmitted repeatedly until its reception is acknowledged or the transmission time-out timer expires.
- Two frames with the MX bit in the inactive state indicates the **end of a message** (EOM).
- Transmission and reception of monitor messages can be performed simultaneously. This feature is used by the SBCX-X to send back the response before the transmission from the controller is completed (the SBCX-X does not wait for EOM from controller).

### 3.7.3.2 Error Treatment

In case the SBCX-X does not detect identical monitor messages in two successive frames, transmission is not aborted. Instead the SBCX-X will wait until two identical bytes are received in succession.

A transmission is aborted of the SBCX-X if

- an error in the MR handshaking occurs
- a collision on the IOM-2 bus of the MONITOR data or MX bit occurs
- the transmission time-out timer expires

A reception is aborted by the device if

- an error in the MX handshaking occurs or
- an abort request from the opposite device occurs




### MX/MR Treatment in Error Case


In the master mode the MX/MR bits are under control of the microcontroller through MXC or MRC, respectively. An abort is indicated by an MAB interrupt or MER interrupt, respectively.

In the slave mode the MX/MR bits are under control of the device. An abort is always indicated by setting the MX/MR bit inactive for two or more IOM-2 frames. The controller must react with EOM.

**Figure 54** shows an example for an abort requested by the receiver, **Figure 55** shows an example for an abort requested by the transmitter and **Figure 56** shows an example for a successful transmission.



**Figure 54** Monitor Channel, Transmission Abort requested by the Receiver



**Figure 55** Monitor Channel, Transmission Abort requested by the Transmitter




Figure 56 Monitor Channel, Normal End of Transmission

### 3.7.3.3 MONITOR Channel Programming as a Master Device

As a master device the SBCX-X can program and control other devices attached to the IOM-2 interface. The master mode is selected by default if the serial control interface (SCI) is used by the host. The monitor data is written by the microprocessor in the MOX register and transmitted via IOM-2 DD (DU) line to the programmed/controlled device e.g. ARCOFI-BA PSB 2161 or IEC-Q TE PSB 21911. The transfer of the commands in the MON channel is regulated by the handshake protocol mechanism with MX, MR which is described in the previous chapter [Chapter 3.7.3.1](#).

If the transmitted command was a read command the slave device responds by sending the requested data.

The data structure of the transmitted monitor message depends on the device which is programmed. Therefore the first byte of the message is a specific address code which contains in the higher nibble a MONITOR channel address to identify different devices. The length of the messages depends on the accessed device and the type of MONITOR command.

### 3.7.3.4 MONITOR Channel Programming as a Slave Device

In applications without direct host controller connection the SBCX-X must operate in the MONITOR slave mode which can be selected by pinstrapping the microcontroller interface pins according [Table 3](#) respectively in [Chapter 3.2](#). As a slave device the transceiver part of the SBCX-X is programmed and controlled by a master device at the IOM-2 interface. All programming data required by the SBCX-X is received in the MONITOR time slot on the IOM-2 and is transferred in the MOR register. The transfer of the commands in the MON channel is regulated by the handshake protocol mechanism with MX, MR which is described in the previous [Chapter 3.7.3.1](#).

The first byte of the MONITOR message must contain in the higher nibble the MONITOR channel address code which is '1010' for the SBCX-X. The lower nibble distinguishes between a programming command or an identification command.

#### Identification Command

In order to be able to identify unambiguously different hardware designs of the SBCX-X by software, the following identification command is used:

DD 1st byte value	1	0	1	0	0	0	0	0
DD 2nd byte value	0	0	0	0	0	0	0	0

The SBCX-X responds to this DD identification sequence by sending a DU identification sequence:

DU 1st byte value	1	0	1	0	0	0	0	0	
DU 2nd byte value	0	1	DESIGN						<IDENT>

DESIGN: six bit code, specific for each device in order to identify differences in operation e.g. 000001 SBCX-X PEB 3081 Version 1.3

This identification sequence is usually done once, when the terminal is connected for the first time. This function is used so that the software can distinguish between different possible hardware configurations. However this sequence is not compulsory.

### Programming Sequence

The programming sequence is characterized by a '1' being sent in the lower nibble of the received address code. The data structure after this first byte and the principle of a read/write access to a register is similar to the structure of the serial control interface described in [Chapter 3.2.2](#). For write access the header 43<sub>H</sub>/47<sub>H</sub> can be used and for read access the header 40<sub>H</sub>/44<sub>H</sub>.

DD 1st byte value	1	0	1	0	0	0	0	1
DD 2nd byte value	Header Byte							
DD 3rd byte value	R/W	Register Address						
DD 4th byte value	Data 1							
DD (nth + 3) byte value	Data n							

All registers can be read back when setting the R/W bit in the byte for the command/register address. The SBCX-X responds by sending its IOM-2 specific address byte (A1<sub>n</sub>) followed by the requested data.


#### 3.7.3.5 MONITOR Time-Out Procedure

To prevent lock-up situations in a MONITOR transmission a time-out procedure can be enabled by setting the time-out bit (TOUT) in the MONITOR configuration register (MCONF). An internal timer is always started when the transmitter must wait for the reply of the addressed device. After 5 ms without reply the timer expires and the transmission will be aborted with a EOM (End of Message) command by setting the MX bit to '1' for two consecutive IOM-2 frames.

### 3.7.3.6 MONITOR Interrupt Logic

**Figure 57** shows the MONITOR interrupt structure of the SBCX-X. The MONITOR Data Receive interrupt status **MDR** has two enable bits, MONITOR Receive interrupt Enable (**MRE**) and MR bit Control (**MRC**). The MONITOR channel End of Reception **MER**, MONITOR channel Data Acknowledged **MDA** and MONITOR channel Data Abort **MAB** interrupt status bits have a common enable bit MONITOR Interrupt Enable **MIE**.

**MRE** prevents the occurrence of **MDR** status, including when the first byte of a packet is received. When **MRE** is active (1) but **MRC** is inactive, the **MDR** interrupt status is generated only for the first byte of a receive packet. When both **MRE** and **MRC** are active, **MDR** is always generated and all received MONITOR bytes - marked by a 1-to-0 transition in MX bit - are stored. (Additionally, an active **MRC** enables the control of the MR handshake bit according to the MONITOR channel protocol.)



**Figure 57** MONITOR Interrupt Structure

### 3.7.4 C/I Channel Handling

The Command/Indication channel carries real-time status information between the SBCX-X and another device connected to the IOM-2 interface.

- One C/I channel (called C/I0) conveys the commands and indications between the layer-1 and the C/I handler of the SBCX-X. It can be accessed by an external layer-2 device e.g. to control the layer-1 activation/deactivation procedures. C/I0 channel access may be arbitrated via the TIC bus access protocol. In this case the arbitration is done in IOM-2 channel 2 (see [Figure 40](#)).

The C/I0 channel is accessed via register CIR0 (in receive direction, layer-1 to layer-2) and register CIX0 (in transmit direction, layer-2 to layer-1). The C/I0 code is four bits long. A listing and explanation of the layer-1 C/I codes can be found in [Chapter 3.5.4](#).

In the receive direction, the code from layer-1 is continuously monitored, with an interrupt being generated anytime a change occurs (ISTA.CIC). A new code must be found in two consecutive IOM-2 frames to be considered valid and to trigger a C/I code change interrupt status (double last look criterion).

In the transmit direction, the code written in CIX0 is continuously transmitted in C/I0.

- A second C/I channel (called C/I1) can be used to convey real time status information between the SBCX-X and various non-layer-1 peripheral devices e.g. PSB 2161 ARCOFI-BA. The C/I1 channel consists of four or six bits in each direction. The width can be changed from 4bit to 6bit by setting bit CIX1.CICW.

In 4-bit mode 6-bits are written whereby the higher 2 bits must be set to “1” and 6-bits are read whereby only the 4 LSBs are used for comparison and interrupt generation (i.e. the higher two bits are ignored).

The C/I1 channel is accessed via registers CIR1 and CIX1. A change in the received C/I1 code is indicated by an interrupt status without double last look criterion.

#### CIC Interrupt Logic

[Figure 58](#) shows the CIC interrupt structure.

A CIC interrupt may originate

- from a change in received C/I channel 0 code (CIC0)

or

- from a change in received C/I channel 1 code (CIC 1).

The two corresponding status bits CIC0 and CIC1 are read in CIR0 register. CIC1 can be individually disabled by clearing the enable bit C11E in the CIX1 register. In this case the occurrence of a code change in CIR1 will not be displayed by CIC1 until the corresponding enable bit has been set to one.

Bits CIC0 and CIC1 are cleared by a read of CIR0.

An interrupt status is indicated every time a valid new code is loaded in CIR0 or CIR1. The CIR0 is buffered with a FIFO size of two. If a second code change occurs in the received C/I channel 0 before the first one has been read, immediately after reading of CIR0 a new interrupt will be generated and the new code will be stored in CIR0. If several consecutive codes are detected, only the first and the last code is obtained at the first and second register read, respectively.

For CIR1 no FIFO is available. The actual code of the received C/I channel 1 is always stored in CIR1.




Figure 58 CIC Interrupt Structure

### 3.7.5 D-Channel Access Control

D-channel access control is defined to guarantee all connected TEs and HDLC controllers a fair chance to transmit data in the D-channel. Collisions are possible


- on the IOM-2 interface if there is more than one HDLC controller connected or
- on the S-interface when there is more than one terminal connected in a point to multipoint configuration (NT → TE1 ... TE8).

Both arbitration mechanisms are implemented in the SBCX-X and will be described in the following two chapters.

### 3.7.5.1 TIC Bus D-Channel Access Control

The TIC bus is implemented to organize the access to the layer-1 functions provided in the SBCX-X (C/I-channel) and to the D-channel from up to 7 external communication controllers (**Figure 59**).

To this effect the outputs of the D-channel controllers (e.g. ICC - ISDN Communication Controller PEB 2070) are wired-or (negative logic, i.e. a "0" wins) and connected to pin DU. The inputs of the ICCs are connected to pin DD. External pull-up resistors on DU/DD are required. The arbitration mechanism must be activated by setting TR\_MODE2.DIM2-0=00x.



**Figure 59 Applications of TIC Bus in IOM-2 Bus Configuration**


The arbitration mechanism is implemented in the last octet in IOM-2 channel 2 of the IOM-2 interface (**Figure 60**). An access request to the TIC bus may either be generated by software via a  $\mu$ P access to the C/I channel or by one of the D-channel controllers (ICC). A software access request to the bus is effected by setting the BAC bit (CIX0 register) to '1'.



Preliminary

Description of Functional Blocks

In the case of an access request to the C/I channel, the SBCX-X checks the Bus Accessed-bit BAC (bit 5 of last octet of CH2 on DU, see [Figure 60](#)) for the status "bus free", which is indicated by a logical '1'. If the bus is free, the SBCX-X transmits its individual TIC bus address TAD. The SBCX-X sends its TIC bus address TAD and compares it bit by bit with the value on DU. If a sent bit set to '1' is read back as '0' because of the access of another source with a lower TAD wishing access to D- or C/I-channel, the SBCX-X withdraws immediately from the TIC bus, i.e. the remaining TAD bits are not transmitted. The TIC bus is occupied by the device which sends its address error-free. If more than one device attempt to seize the bus simultaneously, the one with the lowest address values wins. This one will set BAC=0 on TIC bus and starts D-channel transmission in the same frame.



**Figure 60 Structure of Last Octet of Ch2 on DU**

When the TIC bus is seized by the ICC, the bus is identified to other devices as occupied via the DU Ch2 Bus Accessed-bit state '0' until the access request is withdrawn. After a successful bus access, the ICC is automatically set into a lower priority class, that is, a new bus access cannot be performed until the status "bus free" is indicated in two successive frames.

If none of the devices connected to the IOM-2 interface request access to the D and C/I channels, the TIC bus address 7 will be present. The device with this address will therefore have access, by default, to the D and C/I channels.

### 3.7.5.2 S-Bus Priority Mechanism for D-Channel

The S-bus access procedure specified in ITU I.430 was defined to organize D-channel access with multiple TEs connected to a single S-bus (Figure 62).

To implement collision detection the D (channel) and E (echo) bits are used. The D-channel S-bus condition is indicated towards the IOM-2 interface with the S/G bit, i.e. the availability of the S/T interface D channel is indicated in bit 5 "Stop/Go" (S/G) of the DD last octet of Ch2 channel (Figure 61).

S/G = 1 : stop

S/G = 0 : go




Figure 61 Structure of Last Octet of Ch2 on DD


The Stop/Go bit is available to other layer-2 devices connected to the IOM-2 interface to determine if they can access the S/T bus D channel.

The access to the D-channel is controlled by a priority mechanism which ensures that all competing TEs are given a fair access chance. This priority mechanism discriminates among the kind of information exchanged and information exchange history: Layer-2 frames are transmitted in such a way that signalling information is given priority (priority class 1) over all other types of information exchange (priority class 2). Furthermore, once a TE having successfully completed the transmission of a frame, it is assigned a lower level of priority of that class. The TE is given back its normal level within a priority class when all TEs have had an opportunity to transmit information at the normal level of that priority class.

The priority mechanism is based on a rather simple method: A TE not transmitting layer-2 frames sends binary 1s on the D-channel. As layer-2 frames are delimited by flags consisting of the binary pattern "01111110" and zero bit insertion is used to prevent flag imitation, the D-channel may be considered idle if more than seven consecutive 1s are detected on the D-channel. Hence by monitoring the D echo channel, the TE may determine if the D-channel is currently used by another TE or not.

A TE may start transmission of a layer-2 frame first when a certain number of consecutive 1s has been received on the echo channel. This number is fixed to 8 in priority class 1 and to 10 in priority class 2 for the normal level of priority; for the lower level of priority the number is increased by 1 in each priority class, i.e. 9 for class 1 and 11 for class 2.

A TE, when in the active condition, is monitoring the D echo channel, counting the number of consecutive binary 1s. If a 0 bit is detected, the TE restarts counting the number of consecutive binary 1s. If the required number of 1s according to the actual level of priority has been detected, the TE may start transmission of an HDLC frame. If a collision occurs, the TE immediately shall cease transmission, return to the D-channel monitoring state, and send 1s over the D-channel.



**Figure 62 D-Channel Access Control on the S-Interface**

### S-Bus D-channel Access Control in the SBCX-X

The above described priority mechanism is fully implemented in the SBCX-X. For this purpose the D-channel collision detection according to ITU I.430 must be enabled by setting TR\_MODE2.DIM2-0 to '0x1'. In this case the transceiver continuously compares the received E-echo bits with its own transmitted D data bits.

Depending on the priority class selected, 8 (priority 8) or 10 (priority 10) consecutive ONEs (high priority level) need to be detected before the transceiver sends valid D-channel data on the upstream D-bits on S. In low priority level 9 (priority 8) or 11 (priority 10) consecutive ONEs are required.

The priority class (priority 8 or priority 10) is selected by transferring the appropriate activation command via the Command/Indication (C/I) channel of the IOM-2 interface to the transceiver. If the activation is initiated by a TE, the priority class is selected implicitly by the choice of the activation command. If the S-interface is activated from the NT, an activation command selecting the desired priority class should be programmed at the TE on reception of the activation indication (AI8 or AI10). In the activated state the priority class may be changed whenever required by simply programming the desired activation request command (AR8 or AR10).

#### 3.7.5.3 S-Bus D-Channel Control in LT-T

If the TE frame structure on the IOM-2 interface is selected, the same D-channel access procedures as described in [Chapter 3.7.5.2](#) are used in LT-T mode.

For other frame structures used in LT-T mode, D-channel access on S is handled similarly, with the difference that the S/G bit is not available on IOM-2 but only on the S/G bit output pin (SGO).

#### 3.7.5.4 D-Channel Control in the Intelligent NT (TIC- and S-Bus)

In intelligent NT applications (selected via register TR\_MODE.MODE2-0) one or more D-channel controllers on the IOM-2 interface share the upstream D-channel with all connected TEs on the S interface.

The transceiver incorporates an elaborate statemachine for D-channel priority handling on IOM-2. For the access to the D-channel a similar arbitration mechanism as on the S interface (writing D-bits, reading back E-bits) is performed for all D-channel sources on IOM-2. Due to this an equal and fair access is guaranteed for all D-channel sources on both the S interface and the IOM-2 interface.

This arbitration mechanism is only available in IOM-2 TE mode (12 PCM timeslots) per frame with enabled TIC bus. The access to the upstream D-channel is handled via the S/G bit for the HDLC controllers and via E-bit for all connected terminals on S (E-bits are inverted to block the terminals on S). Furthermore, if more than one HDLC source is requesting D-channel access on IOM-2 the TIC bus mechanism is used.

**Preliminary**

**Description of Functional Blocks**

The arbiter permanently counts the “1s” in the upstream D-channel on IOM-2. If the necessary number of “1s” is counted and an HDLC controller on IOM-2 requests upstream D-channel access (BAC bit is set to 0), the arbiter allows this D-channel controller immediate access and blocks other TEs on S (E-bits are inverted). Similar as on the S-interface the priority for D-channel access on IOM-2 can be configured to 8 or 10 (TR\_CMD.DPRIO).

The upstream device can stop all D-channel sources by setting the A/B-bit to 0. The S/G bit is not evaluated in this mode.

The configuration settings of the SBCX-X in intelligent NT applications are summarized in [Table 12](#).

**Table 12 SBCX-X Configuration Settings in Intelligent NT Applications**

<b>Configuration Description</b>	<b>Configuration Setting</b>
Select intelligent NT mode	Transceiver Mode Register: TR_MODE.MODE0 = 0 (NT state machine) or TR_MODE.MODE0 = 1 (LT-S state machine)  TR_MODE.MODE1 = 1 TR_MODE.MODE2 = 1
Enable S/G bit evaluation	Transceiver Mode Register 2: TR_MODE2.DIM2-0 = 001

*Note: For mode selection in the TR\_MODE register the MODE1/2 bits are used to select intelligent NT mode, MODE0 selects NT or LT-S state machine.*

With the configuration settings shown above the SBCX-X in intelligent NT applications provides for equal access to the D-channel for terminals connected to the S-interface and for D-channel sources on IOM-2.

For a detailed understanding the following sections provide a complete description on the procedures used by the D-channel priority handler on IOM-2, although it may not be necessary to study that in order to use this mode.

## 1. NT D-Channel Controller Transmits Upstream

In the initial state ('Ready' state) neither the local D-channel sources on IOM-2 nor any of the terminals connected to the S-bus transmit in the D-channel.

The SBCX-X S-transceiver thus receives BAC = "1" (IOM-2 DU line) and transmits S/G = "1" (IOM-2 DD line). The access will then be established according to the following procedure:

- Local D-channel source verifies that BAC bit is set to ONE (currently no bus access).
- Local D-channel source issues TIC bus address and verifies that no controller with higher priority requests transmission (TIC bus access must always be performed even if no other D-channel sources are connected to IOM-2).
- Local D-channel source issues BAC = "0" to block other sources on IOM-2 and to announce D-channel access.
- SBCX-X S-transceiver pulls S/G bit to ZERO ('Idle' state) as soon as  $n$  D-bits = '1' are counted on IOM-2 (see note) to allow for further D-channel access.
- SBCX-X S-transceiver transmits inverted echo channel (E bits) on the S-bus to block all connected S-bus terminals ( $E = \bar{D}$ ).
- Local D-channel source commences with D data transmission on IOM-2 as long as it receives S/G = "0".
- After D-channel data transmission is completed the controller sets the BAC bit to ONE.
- SBCX-X S-transceiver transmits non-inverted echo ( $E = D$ ).
- SBCX-X S-transceiver pulls S/G bit to ONE ('Ready' state) to block the D-channel controller on IOM-2.

*Note: "Local D-channel source" means any D-channel source on the IOM-2 interface. Right after transmission the S/G bit is pulled to '1' until  $n$  successive D-bits = '1' occur on the IOM-2 interface. As soon as  $n$  D-bits = '1' are seen, the S/G bit is set to '0' and the SBCX-X D-channel controller may start transmission again (if TIC bus is occupied). This allows an equal access for D-channel sources on IOM-2 and on the S interface.*

*The number  $n$  depends on configuration settings (selected priority 8 or 10) and the condition of the previous transmission, i.e. if an abort was seen ( $n = 8$  or  $10$ , respectively) or if the last transmission was successful ( $n = 9$  or  $11$ , respectively).*

**Figure 63** illustrates the signal flow in an intelligent NT and the algorithm of the D-channel priority handler on IOM-2 implemented in the SBCX-X.

## 2. Terminal Transmits D-Channel Data Upstream

The initial state is identical to that described in the last paragraph. When one of the connected S-bus terminals needs to transmit in the D-channel, access is established according to the following procedure:

- SBCX-X S-transceiver (in intelligent NT) recognizes that the D-channel on the S-bus is active.
- SBCX-X S-transceiver transfers S-bus D-channel data transparently through to the upstream IOM-2 bus (IOM-2 channel 0).

For both cases described above the exchange indicates via the A/B bit (controlled by layer 1) that D-channel transmission on this line is permitted (A/B = "1"). Data transmission could temporarily be prohibited by the exchange when only a single D-channel controller handles more lines (A/B = "0", ELIC-concept).

In case the exchange prohibits D data transmission on this line the A/B bit is set to "0" (block). For  $U_{PN}$  applications with S extension this forces the intelligent NT SBCX-X S-transceiver to transmit an inverted echo channel on the S-bus, thus disabling all terminal requests, and switches S/G to  $\overline{A/B}$ , which blocks the D-channel controller in the intelligent NT.

*Note: Although the SBCX-X S-transceiver operates in LT-S mode and is pinstrapped to IOM-2 channel 0 or 1 it will write into IOM-2 channel 2 at the S/G bit position.*





Figure 63 Data Flow for Collision Resolution Procedure in Intelligent NT

### 3.7.6 Activation/Deactivation of IOM-2 Interface

The IOM-2 interface can be switched off in the inactive state, reducing power consumption to a minimum. In this deactivated state is  $FSC = '1'$ ,  $DCL$  and  $BCL = '0'$  and the data lines are '1'.

The IOM-2 interface can be kept active while the S interface is deactivated by setting the CFS bit to "0" (MODE1 register). This is the case after a hardware reset. If the IOM-2 interface should be switched off while the S interface is deactivated, the CFS bit should be set to '1'. In this case the internal oscillator is disabled when no signal (INFO 0) is present on the S bus and the C/I command is '1111' = DIU. If the TE wants to activate the line, it has first to activate the IOM-2 interface either by using the "Software Power Up" function (IOM\_CR.SPU bit) or by setting the CFS bit to "0" again.

The deactivation procedure is shown in **Figure 64**. After detecting the code DIU (Deactivate Indication Upstream) the layer 1 of the SBCX-X responds by transmitting DID (Deactivate Indication Downstream) during subsequent frames and stops the timing signals synchronously with the end of the last C/I (C/I0) channel bit of the fourth frame.



**Figure 64 Deactivation of the IOM-2 Interface**

The clock pulses will be enabled again when the DU line is pulled low (bit SPU in the IOM\_CR register), i.e. the C/I command TIM = "0000" is received by layer 1, or when a non-zero level on the S-line interface is detected (if TR\_CONF0.LDD=0). The clocks are turned on after approximately 0.2 to 4 ms depending on the oscillator.



Preliminary

Description of Functional Blocks

DCL is activated such that its first rising edge occurs with the beginning of the bit following the C/I (C/I0) channel.

After the clocks have been enabled this is indicated by the PU code in the C/I channel and, consequently, by a CIC interrupt. The DU line may be released by resetting the Software Power Up bit IOM\_CR.SPU = '0' and the C/I code written to CIX0 before (e.g. TIM or AR8) is output on DU.

The SBCX-X supplies IOM-2 timing signals as long as there is no DIU command in the C/I (C/I0) channel. If timing signals are no longer required and activation is not yet requested, this is indicated by programming DIU in the CIX0 register.




Figure 65 Activation of the IOM-2 interface

**Asynchronous Awake (LT-S, NT, Int. NT mode)**

The transceiver is in power down mode (deactivated state) and MODE1.CFS=1 (TR\_CONF0.LDD is don't care in this case). Due to any signal on the line the level detect circuit will asynchronously pull the DU line on IOM-2 to "0" which is deactivated again after 2 ms if the oscillator is fully operational. If the oscillator is just starting up in operational mode, the 2 ms duration is extended correspondingly.

### 3.8 Auxiliary Interface

The AUX interface provides various functions, which depend on the operation mode (TE, LT-T, LT-S, NT or intelligent NT mode) selected by pins MODE0 and MODE1/ $\overline{\text{EAW}}$  (see [Table 13](#)). After reset the pins are switched as inputs until further configuration is done by the host.

**Table 13 AUX Pin Functions**

Pin	TE, Int. NT mode	LT-T, LT-S, NT mode
AUX0	AUX0 (i/o)	CH0 (i)
AUX1	AUX1 (i/o)	CH1 (i)
AUX2	AUX2 (i/o)	CH2 (i)

#### General Purpose I/O AUX0-2 (TE, Int. NT mode)

These pins can be used as programmable I/O lines.

As inputs (AOE.OEx=1) the state at the pin is latched in when the host performs read operation to register ARX.

As outputs (AOE.OEx=0) the value in register ATX is driven on the pins with a minimum delay after the write operation to this register is performed. They can be configured as open drain (ACFG1.ODx=0) or push/pull outputs (ACFG1.ODx=1). The status ('1' or '0') at output pins can be read back from register ARX, which may be different from the ATX value, e.g. if another device drives a different level.

#### Channel Select CH0-2 (LT-T, LT-S, NT mode)

In linecard mode one FSC frame is a multiplex of up to eight IOM-2 channels, each of them consisting of B1-, B2-, MONITOR-, D- and C/I-channel and MR- and MX-bits.

One of eight channels on the IOM-2 interface is selected by CH0-2. These pins must be strapped to VDD or VSS according to [Table 14](#).

**Table 14 IOM-2 Channel Selection**

CH2	CH1	CH0	Channel on IOM-2
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

For DCL = 1.536 MHz one of the IOM-2 channels 0 - 2 can be selected, for DCL = 4.096 MHz any of the eight IOM-2 channels can be selected.

The channel select pins have direct effect on the timeslot selection of the following registers:

- TR\_TSDP\_BC1
- TR\_TSDP\_BC2
- TR\_CR, TRC\_CR
- DCI\_CR, DCIC\_CR
- MON\_CR

## 4 Detailed Register Description

The register mapping of the SBCX-X is shown in [Figure 66](#).

FFh	(Not used)
70h	
60h	Interrupt, General Configuration
40h	IOM-2 and MONITOR Handler
22h	Transceiver, C/I Handler
00h	(Not used)

3081\_04

**Figure 66 Register Mapping of the SBCX-X**

The register set ranging from 22<sub>H</sub>-3F<sub>H</sub> pertains to the transceiver and C/I-channel handler registers.

**Preliminary****Detailed Register Description**

The address range from  $40_H$ - $5B_H$  is assigned to the IOM handler with the registers for timeslot and data port selection (TSDP) and the control registers (CR) for the transceiver data (TR), Monitor data (MON), C/I data (CI) and controller access data (CDA), serial data strobe signal (SDS), IOM interface (IOM) and synchronous transfer interrupt (STI).

The address range from  $5C_H$ - $5F_H$  pertains to the MONITOR handler.

General interrupt and configuration registers are contained in the address range  $60_H$ - $65_H$ .

The register summaries of the SBCX-X are shown in the following tables containing the abbreviation of the register name and the register bits, the register address, the reset values and the register type (Read/Write). A detailed register description follows these register summaries.

The register summaries and the description are sorted in ascending order of the register address.

**Transceiver, C/I-Channel Handler, Auxiliary Interface**

NAME	7	6	5	4	3	2	1	0	ADDR	R/W	RES
	reserved								00 <sub>H</sub> -21 <sub>H</sub>		
TR_MODE2	0	0	0	0	0	DIM2	DIM1	DIM0	22 <sub>H</sub>	R/W	00 <sub>H</sub>
	reserved								23-2D <sub>H</sub>		
CIR0	CODR0			CIC0	CIC1	S/G	BAS		2E <sub>H</sub>	R	F3 <sub>H</sub>
CIX0	CODX0			TBA2	TBA1	TBA0	BAC		2E <sub>H</sub>	W	FE <sub>H</sub>
CIR1	CODR1					CICW	CI1E		2F <sub>H</sub>	R	FE <sub>H</sub>
CIX1	CODX1					CICW	CI1E		2F <sub>H</sub>	W	FE <sub>H</sub>
TR_CONF0	DIS_TR	BUS	EN_ICV	0	L1SW	0	EXLP	LDD	30 <sub>H</sub>	R/W	01 <sub>H</sub>
TR_CONF1	0	RPLL_ADJ	EN_SFSC	0	0	x	x	x	31 <sub>H</sub>	R/W	
TR_CONF2	DIS_TX	PDS	0	RLP	0	0	SGP	SGD	32 <sub>H</sub>	R/W	80 <sub>H</sub>
TR_STA	RINF		SLIP	ICV	0	FSYN	0	LD	33 <sub>H</sub>	R	00 <sub>H</sub>
TR_CMD	XINF			DPRIO	TDDIS	PD	LP_A	0	34 <sub>H</sub>	R/W	08 <sub>H</sub>
SQRR1	MSYN	MFEN	0	0	SQR11	SQR12	SQR13	SQR14	35 <sub>H</sub>	R	40 <sub>H</sub>
SQXR1	0	MFEN	0	0	SQX11	SQX12	SQX13	SQX14	35 <sub>H</sub>	W	4F <sub>H</sub>
SQRR2	SQR21	SQR22	SQR23	SQR24	SQR31	SQR32	SQR33	SQR34	36 <sub>H</sub>	R	00 <sub>H</sub>
SQXR2	SQX21	SQX22	SQX23	SQX24	SQX31	SQX32	SQX33	SQX34	36 <sub>H</sub>	W	00 <sub>H</sub>
SQRR3	SQR41	SQR42	SQR43	SQR44	SQR51	SQR52	SQR53	SQR54	37 <sub>H</sub>	R	00 <sub>H</sub>
SQXR3	SQX41	SQX42	SQX43	SQX44	SQX51	SQX52	SQX53	SQX54	37 <sub>H</sub>	W	00 <sub>H</sub>
ISTATR	0	x	x	x	LD	RIC	SQC	SQW	38 <sub>H</sub>	R	00 <sub>H</sub>

**Transceiver, C/I-Channel Handler, Auxiliary Interface**

NAME	7	6	5	4	3	2	1	0	ADDR	R/W	RES
MASKTR	1	1	1	1	LD	RIC	SQC	SQW	39 <sub>H</sub>	R/W	FF <sub>H</sub>
TR_MODE	0	0	0	0	DCH_INH	MODE 2	MODE 1	MODE 0	3A <sub>H</sub>	R/W	00 <sub>H</sub>
	reserved								3B <sub>H</sub>		
ACFG1	0	0	0	0	0	OD2	OD1	OD0	3C <sub>H</sub>	R/W	00 <sub>H</sub>
ACFG2	0	0	0	0	ACL	LED	0	0	3D <sub>H</sub>	R/W	00 <sub>H</sub>
AOE	1	1	1	1	1	OE2	OE1	OE0	3E <sub>H</sub>	R/W	FF <sub>H</sub>
ARX	-	-	-	-	-	AR2	AR1	AR0	3F <sub>H</sub>	R	
ATX	0	0	0	0	0	AT2	AT1	AT0	3F <sub>H</sub>	W	00 <sub>H</sub>



**IOM Handler (Timeslot , Data Port Selection,  
CDA Data and CDA Control Register)**

Name	7	6	5	4	3	2	1	0	ADDR	R/W	RES
CDA10	Controller Data Access Register (CH10)								40 <sub>H</sub>	R/W	FF <sub>H</sub>
CDA11	Controller Data Access Register (CH11)								41 <sub>H</sub>	R/W	FF <sub>H</sub>
CDA20	Controller Data Access Register (CH20)								42 <sub>H</sub>	R/W	FF <sub>H</sub>
CDA21	Controller Data Access Register (CH21)								43 <sub>H</sub>	R/W	FF <sub>H</sub>
CDA_ TSDP10	DPS	0	0	TSS					44 <sub>H</sub>	R/W	00 <sub>H</sub>
CDA_ TSDP11	DPS	0	0	TSS					45 <sub>H</sub>	R/W	01 <sub>H</sub>
CDA_ TSDP20	DPS	0	0	TSS					46 <sub>H</sub>	R/W	80 <sub>H</sub>
CDA_ TSDP21	DPS	0	0	TSS					47 <sub>H</sub>	R/W	81 <sub>H</sub>
	reserved								48-4B <sub>H</sub>		
TR_ TSDP_ BC1	DPS	0	0	TSS					4C <sub>H</sub>	R/W	00 <sub>H</sub>
TR_ TSDP_ BC2	DPS	0	0	TSS					4D <sub>H</sub>	R/W	01 <sub>H</sub>
CDA1_ CR	0	0	EN_ TBM	EN_I1	EN_I0	EN_O1	EN_O0	SWAP	4E <sub>H</sub>	R/W	00 <sub>H</sub>
CDA2_ CR	0	0	EN_ TBM	EN_I1	EN_I0	EN_O1	EN_O0	SWAP	4F <sub>H</sub>	R/W	00 <sub>H</sub>

**IOM Handler (Control Registers, Synchronous Transfer Interrupt Control), MONITOR Handler**

Name	7	6	5	4	3	2	1	0	ADDR	R/W	RES
TR_CR (CI_CS=0)	EN_D	EN_B2R	EN_B1R	EN_B2X	EN_B1X	CS2-0			50 <sub>H</sub>	R/W	F8 <sub>H</sub>
TRC_CR (CI_CS=1)	0	0	0	0	0	CS2-0			50 <sub>H</sub>	R/W	00 <sub>H</sub>
	reserved								51-52 <sub>H</sub>		
DCI_CR (CI_CS=0)	DPS_CI1	EN_CI1	0	0	0	0	0	0	53 <sub>H</sub>	R/W	80 <sub>H</sub>
DCIC_CR (CI_CS=1)	0	0	0	0	0	CS2-0			53 <sub>H</sub>	R/W	00 <sub>H</sub>
MON_CR	DPS	EN_MON	0	0	0	CS2-0			54 <sub>H</sub>	R/W	40 <sub>H</sub>
SDS1_CR	ENS_TSS	ENS_TSS+1	ENS_TSS+3	TSS					55 <sub>H</sub>	R/W	00 <sub>H</sub>
SDS2_CR	ENS_TSS	ENS_TSS+1	ENS_TSS+3	TSS					56 <sub>H</sub>	R/W	00 <sub>H</sub>
IOM_CR	SPU	DIS_AW	CI_CS	TIC_DIS	EN_BCL	CLKM	DIS_OD	DIS_IOM	57 <sub>H</sub>	R/W	08 <sub>H</sub>
STI	STOV <sub>21</sub>	STOV <sub>20</sub>	STOV <sub>11</sub>	STOV <sub>10</sub>	STI <sub>21</sub>	STI <sub>20</sub>	STI <sub>11</sub>	STI <sub>10</sub>	58 <sub>H</sub>	R	00 <sub>H</sub>
ASTI	0	0	0	0	ACK <sub>21</sub>	ACK <sub>20</sub>	ACK <sub>11</sub>	ACK <sub>10</sub>	58 <sub>H</sub>	W	00 <sub>H</sub>
MSTI	STOV <sub>21</sub>	STOV <sub>20</sub>	STOV <sub>11</sub>	STOV <sub>10</sub>	STI <sub>21</sub>	STI <sub>20</sub>	STI <sub>11</sub>	STI <sub>10</sub>	59 <sub>H</sub>	R/W	FF <sub>H</sub>
SDS_CONF	0	0	0	0	DIOM_INV	DIOM_SDS	SDS2_BCL	SDS1_BCL	5A <sub>H</sub>	R/W	00 <sub>H</sub>
MCDA	MCDA21		MCDA20		MCDA11		MCDA10		5B <sub>H</sub>	R	FF <sub>H</sub>

**Preliminary**

**Detailed Register Description**

MOR	MONITOR Receive Data								5C <sub>H</sub>	R	FF <sub>H</sub>
MOX	MONITOR Transmit Data								5C <sub>H</sub>	W	FF <sub>H</sub>
MOSR	MDR	MER	MDA	MAB	0	0	0	0	5D <sub>H</sub>	R	00 <sub>H</sub>
MOCR	MRE	MRC	MIE	MXC	0	0	0	0	5E <sub>H</sub>	R/W	00 <sub>H</sub>
MSTA	0	0	0	0	0	MAC	0	TOUT	5F <sub>H</sub>	R	00 <sub>H</sub>
MCONF	0	0	0	0	0	0	0	TOUT	5F <sub>H</sub>	W	00 <sub>H</sub>

**Interrupt, General Configuration Registers**

NAME	7	6	5	4	3	2	1	0	ADDR	R/W	RES
ISTA	0	0	ST	CIC	AUX	TRAN	MOS	0	60 <sub>H</sub>	R	00 <sub>H</sub>
MASK	1	1	ST	CIC	AUX	TRAN	MOS	1	60 <sub>H</sub>	W	FF <sub>H</sub>
AUXI	0	0	EAW	WOV	TIN	0	0	0	61 <sub>H</sub>	R	00 <sub>H</sub>
AUXM	1	1	EAW	WOV	TIN	1	1	1	61 <sub>H</sub>	W	FF <sub>H</sub>
MODE1	0	0	0	WTC1	WTC2	CFS	RSS2	RSS1	62 <sub>H</sub>	R/W	00 <sub>H</sub>
MODE2	0	0	0	0	INT_ POL	0	0	PPSDX	63 <sub>H</sub>	R/W	00 <sub>H</sub>
ID	0	0	DESIGN						64 <sub>H</sub>	R	01 <sub>H</sub>
SRES	RES_ CI	0	0	RES_ MON	0	RES_ IOM	RES_ TR	RES_ RSTO	64 <sub>H</sub>	W	00 <sub>H</sub>
TIMR	TMD	0	CNT						65 <sub>H</sub>	R/W	00 <sub>H</sub>
	reserved								66 <sub>H</sub> - 6F <sub>H</sub>		

## 4.1 Transceiver and C/I Registers

### 4.1.1 TR\_MODE2 - Transceiver Mode Register 2

Value after reset: 00<sub>H</sub>

	7							0	
TR_ MODE2	0	0	0	0	0	DIM2	DIM1	DIM0	RD/WR (22)

#### DIM2-0 ... Digital Interface Modes

These bits define the characteristics of the IOM Data Ports (DU, DD). The DIM0 bit enables/disables the collision detection. The DIM1 bit enables/disables the TIC bus access. The effect of the individual DIM bits is summarized in the table below.

DIM2	DIM1	DIM0	Characteristics
0		0	Transparent D-channel, the collision detection is disabled
0		1	Stop/go bit evaluated for D-channel access handling
0	0		Last octet of IOM channel 2 used for TIC bus access
0	1		TIC bus access is disabled
1	x	x	Reserved

Example: '010' selects transparent D-channel, collision detection disabled and TIC bus disabled.

### 4.1.2 CIR0 - Command/Indication Receive 0

Value after reset: F3<sub>H</sub>

	7					0		
CIR0	CODR0			CIC0	CIC1	S/G	BAS	RD (2E)

#### CODR0 ... C/I Code 0 Receive

Value of the received Command/Indication code. A C/I-code is loaded in CODR0 only after being the same in two consecutive IOM-frames and the previous code has been read from CIR0.

#### CIC0 ... C/I Code 0 Change

A change in the received Command/Indication code has been recognized. This bit is set only when a new code is detected in two consecutive IOM-frames. It is reset by a read of CIR0.

#### CIC1 ... C/I Code 1 Change

A change in the received Command/Indication code in IOM-channel 1 has been recognized. This bit is set when a new code is detected in one IOM-frame. It is reset by a read of CIR0.

#### S/G ... Stop/Go Bit Monitoring

Indicates the availability of the upstream D-channel on the S/T interface.

1: Stop

0: Go

#### BAS ... Bus Access Status

Indicates the state of the TIC-bus:

0: the SBCX-X itself occupies the D- and C/I-channel

1: another device occupies the D- and C/I-channel


*Note: The CODR0 bits are updated every time a new C/I-code is detected in two consecutive IOM-frames. If several consecutive valid new codes are detected and CIR0 is not read, only the first and the last C/I code is made available in CIR0 at the first and second read of that register, respectively.*

Preliminary

Detailed Register Description

### 4.1.3 CIX0 - Command/Indication Transmit 0

Value after reset: FE<sub>H</sub>



#### CODX0 ... C/I-Code 0 Transmit

Code to be transmitted in the C/I-channel 0.

The code is only transmitted if the TIC bus is occupied. If TIC bus is enabled but occupied by another device, only “1s” are transmitted.

#### TBA2-0 ... TIC Bus Address

Defines the individual address for the SBCX-X on the IOM bus.

This address is used to access the C/I- and D-channel on the IOM interface.

*Note: If only one device is liable to transmit in the C/I- and D-channels of the IOM it should always be given the address value '7'.*

#### BAC ... Bus Access Control

Only valid if the TIC-bus feature is enabled (MODED.DIM2-0).

If this bit is set, the SBCX-X will try to access the TIC-bus to occupy the C/I-channel even if no D-channel frame has to be transmitted. It should be reset when the access has been completed to grant a similar access to other devices transmitting in that IOM-channel.

*Note: Access is always granted by default to the SBCX-X with TIC-Bus Address (TBA2-0, STCR register) '7', which has the lowest priority in a bus configuration.*

### 4.1.4 CIR1 - Command/Indication Receive 1

Value after reset: FE<sub>H</sub>



#### CODR1 ... C/I-Code 1 Receive

#### CICW, CI1E ... C/I-Channel Width, C/I-Channel 1 Interrupt Enable

These two bits contain the read back values from CIX1 register (see below).

Preliminary

Detailed Register Description

### 4.1.5 CIX1 - Command/Indication Transmit 1

Value after reset: FE<sub>H</sub>

	7					0	
CIX1	CODX1				CICW	CI1E	WR (2F)

#### CODX1 ... C/I-Code 1 Transmit

Bits 7-2 of C/I-channel 1 timeslot.

#### CICW... C/I-Channel Width

CICW selects between a 4 bit ('0') and 6 bit ('1') C/I1 channel width.

The C/I1 handler always reads and writes 6-bit values but if 4-bit is selected, the higher two bits are ignored for interrupt generation. However in write direction the full CODX1 code is transmitted, i.e. the host must write the higher two bits to "1".

#### CI1E ... C/I-Channel 1 Interrupt Enable

Interrupt generation ISTA.CIC of CIR0.CIC1 is enabled (1) or masked (0).

### 4.1.6 TR\_CONF0 - Transceiver Configuration Register 0

Value after reset: 01<sub>H</sub>

	7							0	
TR_CONF0	DIS_TR	BUS	EN_ICV	0	L1SW	0	EXLP	LDD	RD/WR (30)

#### DIS\_TR ... Disable Transceiver

Setting DIS\_TR to "1" disables the transceiver. In order to reenble the transceiver again, a transceiver reset must be issued (SRES.RES\_TR = 1). The transceiver must not be reenbled by setting DIS\_TR from "1" to "0".

For general information please refer to [Chapter 3.3.9](#).

#### BUS ... Point-to-Point / Bus Selection (NT/LT-S/Int. NT mode only)

0: Adaptive Timing (Point-to-Point, extended passive bus).

1: Fixed Timing (Short passive bus).



**Preliminary****Detailed Register Description****EN\_ICV ... Enable Illegal Code Violation**

0: normal operation

1: ICV enabled. The receipt of at least one illegal code violation within one multiframe is indicated by the C/I indication '1011' (CVR) in two consecutive IOM frames.

**L1SW ... Enable Layer 1 State Machine in Software**

0: Layer 1 state machine of the SBCX-X is used

1: Layer 1 state machine is disabled. The functionality can be realized in software. The commands can be written to register TR\_CMD and the status can be read from TR\_STA.

For general information please refer to [Chapter 3.5](#).

**EXLP ... External loop**

In case the analog loopback is activated with C/I = ARL or with the LP\_A bit in the TR\_CMD register the loop is a

0: internal loop next to the line pins

1: external loop which has to be closed between SR1/2 and SX1/SX2

*Note: The external loop is only useful if bit DIS\_TX of register TR\_CONF2 is set to '0'.*

For general information please refer to [Chapter 3.3.10](#).

**LDD ... Level Detection Discard**

0: Automatic clock generation after detection of any signal on the line in power down state

1: No clock generation after detection of any signal on the line in power down state

*Note: If an interrupt by the level detect circuitry is generated, the microcontroller has to set this bit to '0' for an activation of the S/T interface.*

For general information please refer to [Chapter 3.3.8](#) and [Chapter 3.7.6](#).

#### 4.1.7 TR\_CONF1 - Transceiver Configuration Register 1

Value after reset: 0xH

	7						0		
TR_CONF1	0	RPLL_ADJ	EN_SFSC	0	0	x	x	x	RD/WR (31)

##### RPLL\_ADJ ... Receive PLL Adjustment

0: DPLL tracking step is 0.5 XTAL period per S-frame

1: DPLL tracking step is 1 XTAL period per S-frame

##### EN\_SFSC ... Enable Short FSC

0: No short FSC is generated

1: A short FSC is generated once per multiframe (every 40th IOM frame)

##### x ... Undefined

The value of these bits depends on the selected mode. It is important to note that these bits must not be overwritten to a different value when accessing this register.

#### 4.1.8 TR\_CONF2 - Transmitter Configuration Register 2

Value after reset: 80H

	7						0		
TR_CONF2	DIS_TX	PDS	0	RLP	0	0	SGP	SGD	RD/WR (32)

##### DIS\_TX ... Disable Line Driver

0: Transmitter is enabled

1: Transmitter is disabled

For general information please refer to [Chapter 3.3.9](#).

**PDS ... Phase Deviation Select**

Defines the phase deviation of the S-transmitter.

0: The phase deviation is 2 S-bits minus 7 oscillator periods plus analog delay plus delay of the external circuitry.

1: The phase deviation is 2 S-bits minus 9 oscillator periods plus analog delay plus delay of the external circuitry.

For general information please refer to [Chapter 3.3.7](#).

**RLP ... Remote Line Loop**

0: Remote Line Loop open

1: Remote Line Loop closed

For general information please refer to [Chapter 3.3.10](#).

**SGP ... Stop/Go Bit Polarity**

Defines the polarity of the S/G bit output on pin SGO.

0: low active (SGO=0 means "go"; SGO=1 means "stop")

1: high active (SGO=1 means "go"; SGO=0 means "stop")

**SGD ... Stop/Go Bit Duration**

Defines the duration of the S/G bit output on pin SGO.

0: active during the D-channel timeslot

1: active during the whole corresponding IOM frame (starts and ends with the beginning of the D-channel timeslot)

*Note: Outside the active window of SGO (defined in SGD) the level on pin SGO remains in the "stop"-state depending on the selected polarity (SGP), i.e. SGO=1 (if SGP=0) or SGO=0 (if SGP=1) outside the active window.*

### 4.1.9 TR\_STA - Transceiver Status Register

Value after reset: 00<sub>H</sub>

	7						0	
TR_ STA	RINF	SLIP	ICV	0	FSYN	0	LD	RD (33)

Important: This register is used only if the Layer 1 state machine of the SBCX-X is disabled (TR\_CONF0.L1SW = 1) and implemented in software! With the SBCX-X layer 1 state machine enabled, the signals from this register are automatically evaluated.

For general information please refer to [Chapter 3.5](#).

#### RINF ... Receiver INFO

00: Received INFO 0

01: Received any signal except INFO 1 - 4

10: Received INFO 1 (NT mode) or INFO 2 (TE mode)

11: Received INFO 3 (NT mode) or INFO 4 (TE mode)

#### SLIP ... SLIP Detected

A '1' in this bit position indicates that a SLIP is detected in the receive or transmit path.

#### ICV ... Illegal Code Violation

0: No illegal code violation is detected

1: Illegal code violation (ANSI T1.605) in data stream is detected

#### FSYN ... Frame Synchronization State

0: The S/T receiver is not synchronized

1: The S/T receiver has synchronized to the framing bit F

#### LD ... Level Detection

0: No receive signal has been detected on the line.

1: Any receive signal has been detected on the line.

#### 4.1.10 TR\_CMD - Transceiver Command Register

Value after reset: 08<sub>H</sub>

	7					0		
TR_CMD	XINF		DPRIO	TDDIS	PD	LP_A	0	RD/WR (34)

Important: This register is only writable if the Layer 1 state machine of the SBCX-X is disabled (TR\_CONF0.L1SW = 1)! With the SBCX-X layer 1 state machine enabled, the signals from this register are automatically generated, but nevertheless this register can always be read.

DPRIO can also be written in intelligent NT mode.

##### XINF ... Transmit INFO

000: Transmit INFO 0

001: reserved

010: Transmit INFO 1 (TE mode) or INFO 2 (NT mode)

011: Transmit INFO 3 (TE mode) or INFO 4 (NT mode)

100: Send continuous pulses at 192 kbit/s alternating or 96 kHz rectangular, respectively (SCP)

101: Send single pulses at 4 kbit/s with alternating polarity corresponding to 2 kHz fundamental mode (SSP)

11x: reserved

##### DPRIO ... D-Channel Priority (always writable in Int. NT mode)

0: Priority Class 1 for D channel access on IOM (Int. NT) or on S interface (TE/LT-T)

1: Priority Class 2 for D channel access on IOM (Int. NT) or on S interface (TE/LT-T)

##### TDDIS ... Transmit Data Disabled (TE mode)

0: The B and D channel data are transparently transmitted on the S/T interface if INFO 3 is being transmitted

1: The B and D channel data are set to logical '1' on the S/T interface if INFO 3 is being transmitted

##### PD ... Power Down

0: The transceiver is set to operational mode

1: The transceiver is set to power down mode

For general information please refer to [Chapter 3.5.1.2](#).

### LP\_A ... Loop Analog

The setting of this bit corresponds to the C/I command ARL.

0: Analog loop is open

1: Analog loop is closed internally or externally according to the EXLP bit in the TR\_CONF0 register

For general information please refer to [Chapter 3.3.10](#).

### 4.1.11 SQRR1 - S/Q-Channel Receive Register 1

Value after reset: 40<sub>H</sub>

	7					0			
SQRR	MSYN	MFEN	0	0	SQR11	SQR12	SQR13	SQR14	RD (35)

For general information please refer to [Chapter 3.3.2](#).

#### MSYN ... Multiframe Synchronization State

0: The S/T receiver has not synchronized to the received F<sub>A</sub> and M bits

1: The S/T receiver has synchronized to the received F<sub>A</sub> and M bits

#### MFEN ... Multiframe Enable

Read-back of the MFEN bit of the SQXR register

#### SQR11-14 ... Received S Bits

Received S bits in frames 1, 6, 11 and 16 (TE mode)

received Q bits in frames 1, 6, 11 and 16 (NT mode).

#### 4.1.12 SQXR1- S/Q-Channel TX Register 1

Value after reset: 4F<sub>H</sub>

	7						0		
SQXR1	0	MFEN	0	0	SQX11	SQX12	SQX13	SQX14	WR (35)

##### MFEN ... Multiframe Enable

Used to enable or disable the multiframe structure (see [Chapter 3.3.2](#))

0: S/T multiframe is disabled

1: S/T multiframe is enabled

Readback value in SQRR1.

##### SQX11-14 ... Transmitted S/Q Bits

Transmitted Q bits (F<sub>A</sub> bit position) in frames 1, 6, 11 and 16 (TE mode), transmitted S bits (F<sub>A</sub> bit position) in frames 1, 6, 11 and 16 (NT mode).

#### 4.1.13 SQRR2 - S/Q-Channel Receive Register 2

Value after reset: 00<sub>H</sub>

	7						0		
SQRR2	SQR21	SQR22	SQR23	SQR24	SQR31	SQR32	SQR33	SQR34	RD (36)

##### SQR21-24, SQR31-34... Received S Bits (TE mode only)

Received S bits in frames 2, 7, 12 and 17 (SQR21-24, subchannel 2), and in frames 3, 8, 13 and 18 (SQR31-34, subchannel 3).

Preliminary

Detailed Register Description

**4.1.14 SQXR2 - S/Q-Channel TX Register 2**

Value after reset: 00<sub>H</sub>

	7								0	
SQXR2	SQX21	SQX22	SQX23	SQX24	SQX31	SQX32	SQX33	SQX34	WR (36)	

**SQX21-24, SQX31-34... Transmitted S Bits (NT mode only)**

Transmitted S bits in frames 2, 7, 12 and 17 (SQX21-24, subchannel 2), and in frames 3, 8, 13 and 18 (SQX31-34, subchannel 3).

**4.1.15 SQRR3 - S/Q-Channel Receive Register 3**

Value after reset: 00<sub>H</sub>

	7								0	
SQRR3	SQR41	SQR42	SQR43	SQR44	SQR51	SQR52	SQR53	SQR54	RD (37)	

**SQR41-44, SQR51-54... Received S Bits (TE mode only)**

Received S bits in frames 4, 9, 14 and 19 (SQR41-44, subchannel 4), and in frames 5, 10, 15 and 20 (SQR51-54, subchannel 5).

**4.1.16 SQXR3 - S/Q-Channel TX Register 3**

Value after reset: 00<sub>H</sub>

	7								0	
SQXR3	SQX41	SQX42	SQX43	SQX44	SQX51	SQX52	SQX53	SQX54	WR (37)	

**SQX41-44, SQX51-54... Transmitted S Bits (NT mode only)**

Transmitted S bits in frames 4, 9, 14 and 19 (SQX41-44, subchannel 4), and in frames 5, 10, 15 and 20 (SQX51-54, subchannel 5).



#### 4.1.17 ISTATR - Interrupt Status Register Transceiver

Value after reset: 00<sub>H</sub>

	7						0		
ISTATR	0	x	x	x	LD	RIC	SQC	SQW	RD (38)

For all interrupts in the ISTATR register the following logical states are defined:

0: Interrupt is not activated

1: Interrupt is activated

##### x ... Reserved

Bits set to “1” in this bit position must be ignored.

##### LD ... Level Detection

Any receive signal has been detected on the line. This bit is set to “1” (i.e. an interrupt is generated if not masked) as long as any receiver signal is detected on the line.

##### RIC ... Receiver INFO Change

RIC is activated if one of the TR\_STA bits RINF or ICV has changed. This bit is reset by reading the TR\_STA register.

##### SQC ... S/Q-Channel Change

A change in the received S-channel (TE) or Q-channel (NT) has been detected. The new code can be read from the SQRxx bits of registers SQRR1-3 within the duration of the next multiframe (5 ms). This bit is reset by a read access to the corresponding SQRRx register.

##### SQW ... S/Q-Channel Writable

The S/Q channel data for the next multiframe is writable.

The register for the Q (S) bits to be transmitted (received) has to be written (read) within the duration of the next multiframe (5 ms). This bit is reset by writing register SQXRx.

#### 4.1.18 MASKTR - Mask Transceiver Interrupt

Value after reset: FF<sub>H</sub>

	7						0		
MASKTR	1	1	1	1	LD	RIC	SQC	SQW	RD/WR (39)

The transceiver interrupts LD, RIC, SQC and SQW are enabled (0) or disabled (1).

#### 4.1.19 TR\_MODE - Transceiver Mode Register 1

Value after reset: 000000xx<sub>B</sub>

	7						0		
TR_MODE	0	0	0	0	DCH_ INH	MODE 2	MODE 1	MODE 0	RD/WR (3A)

For general information please refer also to [Chapter 3.7.5.4](#).

#### DCH\_INH ... D-Channel Inhibit (NT, LT-S, Int. NT mode only)

Setting this bit to '1' has the effect that the S-transceiver blocks the access to the D-channel on S by inverting the E-bits.

The pin DCI, which performs the same function, is internally combined (EXOR-logic) with DCH\_INH, i.e. either setting the bit to '1' or pulling the pin high will block the D-channel access, however activating pin and bit simultaneously must not be done.

If this bit was not set before, reading DCH\_INH reflects the status on pin DCI, i.e. the D-channel inhibit function is controlled by the pin. If the function should be controlled by programming DCH\_INH, the pin DCI must be strapped to "0" or "1".

**MODE2-0 ... Transceiver Mode**

- 000: TE mode
- 001: LT-T mode
- 010: NT mode
- 011: LT-S mode
- 110: Intelligent NT mode (with NT state machine)
- 111: Intelligent NT mode (with LT-S state machine)
- 100: reserved
- 101: reserved

*Note: The three modes TE, LT-T and LT-S can be selected by pin strapping (reset values for bits TR\_MODE.MODE0,1 loaded from pins MODE0,1), all other modes are programmable only.*

## 4.2 Auxiliary Interface Registers

### 4.2.1 ACFG1 - Auxiliary Configuration Register 1

Value after reset: 00<sub>H</sub>

	7							0	
ACFG1	0	0	0	0	0	OD2	OD1	OD0	RD/WR (3C)

For general information please refer to [Chapter 3.8](#).

#### OD2-0 ... Output Driver Select for AUX2 - AUX0

0: output is open drain

1: output is push/pull

*Note: The ODx configuration is only valid if the corresponding output is enabled in the AOE register.*

*AUX0-2 are only available in TE and Int. NT mode and not in all other modes (used as channel select).*

### 4.2.2 ACFG2 - Auxiliary Configuration Register 2

Value after reset: 00<sub>H</sub>

	7							0	
ACFG2	0	0	0	0	ACL	LED	0	0	RD/WR (3D)

#### ACL ... $\overline{ACL}$ Function Select

0: Pin  $\overline{ACL}$  automatically indicates the S-bus activation status by a LOW level.

1: The output state of  $\overline{ACL}$  is programmable by the host in bit LED.

*Note: An LED with preresistance may directly be connected to  $\overline{ACL}$ .*

#### LED ... LED Control

If enabled (ACL=1) the LED with preresistance connected between VDD and  $\overline{ACL}$  is switched ...

0: Off (high level on pin  $\overline{ACL}$ )

1: On (low level on pin  $\overline{ACL}$ )

### 4.2.3 AOE - Auxiliary Output Enable Register

Value after reset: FF<sub>H</sub>

	7						0		
AOE	1	1	1	1	1	OE2	OE1	OE0	RD/WR (3E)

For general information please refer to [Chapter 3.8](#).

#### OE2-0 ... Output Enable for AUX2 - AUX0

0: Pin AUX2-0 is configured as output. The value of the corresponding bit in the ATX register is driven on AUX2-0.

1: Pin AUX2-0 is configured as input. The value of the corresponding bit can be read from the ARX register.

*Note: In NT and LT modes the pins AUX0-2 are not available as I/O pins.*

### 4.2.4 ARX - Auxiliary Interface Receive Register

Value after reset: (not defined)

	7						0		
ARX	-	-	-	-	-	AR2	AR1	AR0	RD (3F)

#### AR2-0 ... Auxiliary Receive

The value of AR2-0 always reflects the level at pin AUX2-0 at the time when ARX is read by the host even if a pin is configured as output.

*Note: In NT and LT modes the pins AUX0-2 are not available as I/O pins.*

### 4.2.5 ATX - Auxiliary Interface Transmit Register

Value after reset: 00<sub>H</sub>

	7							0	
ATX	0	0	0	0	0	AT2	AT1	AT0	WR (3F)

#### AT2-0 ... Auxiliary Transmit

A '0' or '1' in AT2-0 will drive a low or a high level at pin AUX2-0 if the corresponding output is enabled in the AOE register.

*Note: In NT and LT modes the pins AUX0-2 are not available as I/O pins.*

Preliminary

Detailed Register Description

4.3 IOM-2 and MONITOR Handler


4.3.1 CDAxy - Controller Data Access Register xy



Data registers CDAxy which can be accessed from the controller.

Register	Register Address	Value after Reset
CDA10	40 <sub>H</sub>	FF <sub>H</sub>
CDA11	41 <sub>H</sub>	FF <sub>H</sub>
CDA20	42 <sub>H</sub>	FF <sub>H</sub>
CDA21	43 <sub>H</sub>	FF <sub>H</sub>

### 4.3.2 XXX\_TSDPxy - Time Slot and Data Port Selection for CHxy



Register	Register Address	Value after Reset
CDA_TSDP10	44 <sub>H</sub>	00 <sub>H</sub> (= output on B1-DD)
CDA_TSDP11	45 <sub>H</sub>	01 <sub>H</sub> (= output on B2-DD)
CDA_TSDP20	46 <sub>H</sub>	80 <sub>H</sub> (= output on B1-DU)
CDA_TSDP21	47 <sub>H</sub>	81 <sub>H</sub> (= output on B2-DU)
TR_TSDP_BC1	4C <sub>H</sub>	00 <sub>H</sub> (= transceiver output on B1-DD), see note
TR_TSDP_BC2	4D <sub>H</sub>	01 <sub>H</sub> (= transceiver output on B2-DD), see note

This register determines the time slots and the data ports on the IOM-2 interface for the data channels 'xy' of the functional units 'XXX' which are Controller Data Access (CDA) and Transceiver (TR). The position of B-channel data from the S-interface is programmed in TR\_TSDP\_BC1 and TR\_TSDP\_BC2.

#### DPS ... Data Port Selection

0: The data channel xy of the functional unit XXX is output on DD.

The data channel xy of the functional unit XXX is input from DU.

1: The data channel xy of the functional unit XXX is output on DU.

The data channel xy of the functional unit XXX is input from DD.

*Note: For the CDA (controller data access) data the input is determined by the CDA\_CRx.SWAP bit. If SWAP = '0' the input for the CDAxy data is vice versa to the output setting for CDAxy. If the SWAP = '1' the input from CDAx0 is vice versa to the output setting of CDAx1 and the input from CDAx1 is vice versa to the output setting of CDAx0. See controller data access description in [Chapter 3.7.1.1](#).*

#### TSS ... Timeslot Selection

Selects one of 32 timeslots (0...31) on the IOM-2 interface for the data channels.

*Note: The reset values for TR\_TSDP\_BC1/2 are depending on the mode selection (MODE0/1) and channel selection (CH0-2).*



### 4.3.3 CDAX\_CR - Control Register Controller Data Access CH1x

	7							0	
CDAX_CR	0	0	EN_TBM	EN_I1	EN_I0	EN_O1	EN_O0	SWAP	RD/WR (4E-4F)

Register	Register Address	Value after Reset
CDA1_CR	4E <sub>H</sub>	00 <sub>H</sub>
CDA2_CR	4F <sub>H</sub>	00 <sub>H</sub>

For general information please refer to [Chapter 3.7.1.1](#).

#### EN\_TBM ... Enable TIC Bus Monitoring

0: The TIC bus monitoring is disabled

1: The TIC bus monitoring with the CDAX0 register is enabled. The TSDPx0 register must be set to 08<sub>H</sub> for monitoring from DU or 88<sub>H</sub> for monitoring from DD, respectively. (This selection is only valid if IOM\_CR.TIC\_DIS = 0).

#### EN\_I1, EN\_I0 ... Enable Input CDAX0, CDAX1

0: The input of the CDAX0, CDAX1 register is disabled

1: The input of the CDAX0, CDAX1 register is enabled

#### EN\_O1, EN\_O0 ... Enable Output CDAX0, CDAX1

0: The output of the CDAX0, CDAX1 register is disabled

1: The output of the CDAX0, CDAX1 register is enabled


#### SWAP ... Swap Inputs

0: The time slot and data port for the input of the CDAXy register is defined by its own TSDPx<sub>y</sub> register. The data port for the CDAXy input is vice versa to the output setting for CDAXy.

1: The input (time slot and data port) of the CDAX0 is defined by the TSDP register of CDAX1 and the input of CDAX1 is defined by the TSDP register of CDAX0. The data port for the CDAX0 input is vice versa to the output setting for CDAX1. The data port for the CDAX1 input is vice versa to the output setting for CDAX0. The input definition for time slot and data port CDAX0 are thus swapped to CDAX1 and for CDAX1 to CDAX0. The outputs are not affected by the SWAP bit.

#### 4.3.4 TR\_CR - Control Register Transceiver Data (IOM\_CR.CI\_CS=0)

Value after reset: F8<sub>H</sub>



Read and write access to this register is only possible if IOM\_CR.CI\_CS = 0.

- EN\_D ... Enable Transceiver D-Channel Data**
- EN\_B2R ... Enable Transceiver B2 Receive Data**
- EN\_B1R ... Enable Transceiver B1 Receive Data**
- EN\_B2X ... Enable Transceiver B2 Transmit Data**
- EN\_B1X ... Enable Transceiver B1 Transmit Data**

This register is used to individually enable/disable the D-channel (both RX and TX direction) and the receive/transmit paths for the B-channels of the S-transceiver.

0: The corresponding data path to the transceiver is disabled.

1: The corresponding data path to the transceiver is enabled.

*Note: "Receive Data" refers to the data which is received on the S interface and forwarded to IOM-2. "Transmit data" refers to the data which is coming from IOM-2 and transmitted on the S interface.*

#### **CS2-0 ... Channel Select for Transceiver D-channel**

This register is used to select one of eight IOM channels to which the transceiver D-channel data is related to.

*Note: The reset value is determined by the channel select pins CH2-0 which are directly mapped to CS2-0. It should be noted that writing TR\_CR.CS2-0 will also write to TRC\_CR.CS2-0 and therefore modify the channel selection for the transceiver C/I/O data.*

### 4.3.5 TRC\_CR - Control Register Transceiver C/I0 (IOM\_CR.CI\_CS=1)

Value after reset: 00<sub>H</sub>

	7						0	
TRC_CR	0	0	0	0	0	CS2-0	RD/WR (50)	

Write access to this register is possible if IOM\_CR.CI\_CS = 0 or IOM\_CR.CI\_CS = 1.  
Read access to this register is possible only if IOM\_CR.CI\_CS = 1.

#### CS2-0 ... Channel Select for the Transceiver C/I0 Channel

This register is used to select one of eight IOM channels to which the transceiver C/I0 channel data is related to. The reset value is determined by the channel select pins CH2-0 and the MODE2-bit.

### 4.3.6 DCI\_CR - Control Register for CI1 Handler (IOM\_CR.CI\_CS=0)

Value after reset: 80<sub>H</sub>

	7						0		
DCI_CR	DPS_ CI1	EN_ CI1	0	0	0	0	0	0	RD/WR (53)

Read and write access to this register is only possible if IOM\_CR.CI\_CS = 0. It should be noted that a writing the DCI\_CR register will also perform a write access to DCIC\_CR, i.e. the lower 3 bits of DCI\_CR will be written to DCIC\_CR.CS2-0.

#### DPS\_CI1 ... Data Port Selection CI1 Handler Data

- 0: The CI1 handler data is output on DD and input from DU
- 1: The CI1 handler data is output on DU and input from DD

#### EN\_CI1 ... Enable CI1 Handler Data

- 0: CI1 handler data access is disabled
- 1: CI1 handler data access is enabled

*Note: The timeslot for the C/I1 handler cannot be programmed but is fixed to IOM channel 1.*

### 4.3.7 DCIC\_CR - Control Register for C/I0 Handler (IOM\_CR.CI\_CS=1)

Value after reset: 00<sub>H</sub>

	7		0				
DCIC_CR	0	0	0	0	0	CS2-0	RD/WR (53)

Write access to this register is possible if IOM\_CR.CI\_CS = 0 or IOM\_CR.CI\_CS = 1.  
Read access to this register is possible only if IOM\_CR.CI\_CS = 1.

#### CS2-0 ... Channel Select for C/I0 Handler

This register is used to select one of eight IOM channels. If enabled, the data of the C/I0 handler is connected to the corresponding C/I0 timeslot of that IOM channel.

The reset value is determined by the channel select pins CH2-0 which are mapped to CS2-0.

### 4.3.8 MON\_CR - Control Register Monitor Data

Value after reset: 40<sub>H</sub>

	7					0	
MON_CR	DPS	EN_MON	0	0	0	CS2-0	RD/WR (54)

For general information please refer to [Chapter 3.7.3](#).

#### DPS ... Data Port Selection

0: The Monitor data is output on DD and input from DU

1: The Monitor data is output on DU and input from DD

#### EN\_MON ... Enable Output

0: The Monitor data input and output is disabled

1: The Monitor data input and output is enabled

#### CS2-0 ... MONITOR Channel Selection

000: The MONITOR data is input/output on MON0 (3rd timeslot on IOM-2)

001: The MONITOR data is input/output on MON1 (7th timeslot on IOM-2)

010: The MONITOR data is input/output on MON2 (11th timeslot on IOM-2)

:

111: The MONITOR data is input/output on MON7 (31st timeslot on IOM-2)

*Note: The reset value is determined by the channel select pins CH2-0 which are directly mapped to CS2-0.*

### 4.3.9 SDSx\_CR - Control Register Serial Data Strobe x

Value after reset: 00<sub>H</sub>



Register	Register Address	Value after Reset
SDS1_CR	55 <sub>H</sub>	00 <sub>H</sub>
SDS2_CR	56 <sub>H</sub>	00 <sub>H</sub>

This register is used to select position and length of the strobe signals. The length can be any combination of two 8-bit timeslot (ENS\_TSS, ENS\_TSS+1) and one 2-bit timeslot (ENS\_TSS+3).

For general information please refer to [Chapter 3.7.2](#) and [Chapter 3.7.2.2](#).

#### ENS\_TSS ... Enable Serial Data Strobe of timeslot TSS

#### ENS\_TSS+1 ... Enable Serial Data Strobe of timeslot TSS+1

0: The serial data strobe signal SDSx is inactive during TSS, TSS+1

1: The serial data strobe signal SDSx is active during TSS, TSS+1

#### ENS\_TSS+3 ... Enable Serial Data Strobe of timeslot TSS+3 (D-Channel)

0: The serial data strobe signal SDSx is inactive during the D-channel (bit7, 6) of TSS+3


1: The serial data strobe signal SDSx is active during the D-channel (bit7, 6) of TSS+3

#### TSS ... Timeslot Selection

Selects one of 32 timeslots on the IOM-2 interface (with respect to FSC) during which SDSx is active high or provides a strobed BCL clock output (see SDS\_CONF.SDS1/2\_BCL). The data strobe signal allows standard data devices to access a programmable channel.

### 4.3.10 IOM\_CR - Control Register IOM Data

Value after reset: 08<sub>H</sub>



#### SPU ... Software Power Up

0: The DU line is normally used for transmitting data

1: Setting this bit to '1' will pull the DU line to low. This will enforce connected layer 1 devices to deliver IOM-clocking.

After a subsequent ISTA.CIC-interrupt (C/I-code change) and reception of the C/I-code "PU" (Power Up indication in TE-mode) the microcontroller writes an AR or TIM command as C/I-code in the CIX0-register, resets the SPU bit and waits for the following CIC-interrupt.

For general information please refer to [Chapter 3.7.6](#).

#### DIS\_AW ... Disable Asynchronous Awake (for NT, LT-S and Int. NT mode)

Setting this bit to "1" disables the Asynchronous Awake function of the transceiver.

#### CI\_CS ... C/I Channel Selection

The channel selection for D-channel and C/I-channel is done in the channel select bits CH2-0 of register TR\_CR (for the transceiver) and DCI\_CR (for the C/I-channel controller).

0: A write access to CS2-0 has effect on the configuration of D- and C/I-channel, whereas a read access delivers the D-channel configuration only.

1: A write access to CS2-0 has effect on the configuration of the C/I-channel only, whereas a read access delivers the C/I-channel configuration only.

#### TIC\_DIS ... TIC Bus Disable

0: The last octet of IOM channel 2 (12th timeslot) is used as TIC bus (in a frame timing mode with 12 timeslots only).

1: The TIC bus is disabled. The last octet of the last IOM time slot (TS 11) can be used as every time slot.

**EN\_BCL ... Enable Bit Clock BCL/SCLK**

0: The BCL/SCLK clock is disabled

1: The BCL/SCLK clock is enabled.

**CLKM ... Clock Mode**

If the transceiver is disabled ( $DIS\_TR = '1'$ ) or in NT, LT-S and Int. NT mode the DCL from the IOM-2 interface is an input.

0: A double bit clock is connected to DCL

1: A single bit clock is connected to DCL

For general information please refer to [Chapter 3.7](#).

**DIS\_OD ... Disable Open Drain Drivers**

0: DU/DD are open drain drivers

1: DU/DD are push pull drivers

**DIS\_IOM ... Disable IOM**

DIS\_IOM should be set to '1' if external devices connected to the IOM interface should be "disconnected" e.g. for power saving purposes or for not disturbing the internal IOM connection. However, the SBCX-X internal operation is independent of the DIS\_IOM bit.

0: The IOM interface is enabled

1: The IOM interface is disabled. The FSC, DCL clock outputs have high impedance; clock inputs are active; DU, DD data line inputs are switched off and outputs have high impedance; except in TE/LT-T mode the DU line is input ("0"-level causes activation), so the DU pin must be terminated (pull up resistor).



### 4.3.11 STI - Synchronous Transfer Interrupt

Value after reset: 00<sub>H</sub>

	7							0	
STI	STOV 21	STOV 20	STOV 11	STOV 10	STI 21	STI 20	STI 11	STI 10	RD (58)

For all interrupts in the STI register the following logical states are applied:

- 0: Interrupt is not activated
- 1: Interrupt is activated

The interrupts are automatically reset by reading the STI register. For general information please refer to [Chapter 3.7.1.1](#).

#### STOVxy ... Synchronous Transfer Overflow Interrupt

Enabled STOV interrupts for a certain STI<sub>xy</sub> interrupt are generated when the STI<sub>xy</sub> has not been acknowledged in time via the ACK<sub>xy</sub> bit in the ASTI register. This must be one (for DPS='0') or zero (for DPS='1') BCL clocks before the time slot which is selected for the STOV.

#### STI<sub>xy</sub> ... Synchronous Transfer Interrupt

Depending on the DPS bit in the corresponding TSDP<sub>xy</sub> register the Synchronous Transfer Interrupt STI<sub>xy</sub> is generated two (for DPS='0') or one (for DPS='1') BCL clock after the selected time slot (TSDP<sub>xy</sub>.TSS).

*Note: STOV<sub>xy</sub> and ACK<sub>xy</sub> are useful for synchronizing microcontroller accesses and receive/transmit operations. One BCL clock is equivalent to two DCL clock cycles.*

### 4.3.12 ASTI - Acknowledge Synchronous Transfer Interrupt

Value after reset: 00<sub>H</sub>

	7						0		
ASTI	0	0	0	0	ACK 21	ACK 20	ACK 11	ACK 10	WR (58)

For general information please refer to [Chapter 3.7.1.1](#).

#### ACKxy ... Acknowledge Synchronous Transfer Interrupt

After an STI<sub>xy</sub> interrupt the microcontroller has to acknowledge the interrupt by setting the corresponding ACK<sub>xy</sub> bit to “1”.

### 4.3.13 MSTI - Mask Synchronous Transfer Interrupt

Value after reset: FF<sub>H</sub>

	7						0		
MSTI	STOV 21	STOV 20	STOV 11	STOV 10	STI 21	STI 20	STI 11	STI 10	RD/WR (59)

For the MSTI register the following logical states are applied:

0: Interrupt is not masked

1: Interrupt is masked

For general information please refer to [Chapter 3.7.1.1](#).

#### STOVxy ... Synchronous Transfer Overflow for STI<sub>xy</sub>

Mask bits for the corresponding STOV<sub>xy</sub> interrupt bits.

#### STI<sub>xy</sub> ... Synchronous Transfer Interrupt xy

Mask bits for the corresponding STI<sub>xy</sub> interrupt bits.

#### 4.3.14 SDS\_CONF - Configuration Register for Serial Data Strobes

Value after reset: 00<sub>H</sub>

	7						0		
SDS_CONF	0	0	0	0	DIOM_ INV	DIOM_ SDS	SDS2_ BCL	SDS1_ BCL	RD/WR (5A)

For general information on SDS1/2\_BCL please refer to [Chapter 3.7.2](#).

##### DIOM\_INV ... DU/DD on IOM Timeslot Inverted

0: DU/DD are active during SDS1 HIGH phase and inactive during the LOW phase.  
1: DU/DD are active during SDS1 LOW phase and inactive during the HIGH phase.  
This bit has only effect if DIOM\_SDS is set to '1' otherwise DIOM\_INV is don't care.

##### DIOM\_SDS ... DU/DD on IOM Controlled via SDS1


0: The pin SDS1 and its configuration settings are used for serial data strobe only. The IOM-2 data lines are not affected.  
1: The DU/DD lines are deactivated during the High/Low phase (selected via DIOM\_INV) of the SDS1 signal. The SDS1 timeslot is selected in SDS1\_CR.

##### SDSx\_BCL ... Enable IOM Bit Clock for SDSx

0: The serial data strobe is generated in the programmed timeslot.  
1: The IOM bit clock is generated in the programmed timeslot.

### 4.3.15 MCDA - Monitoring CDA Bits

Value after reset: FF<sub>H</sub>



#### MCDAxy ... Monitoring CDAxy Bits

Bit 7 and Bit 6 of the CDAxy registers are mapped into the MCDA register.

This can be used for monitoring the D-channel bits on DU and DD and the 'Echo bits' on the TIC bus with the same register

### 4.3.16 MOR - MONITOR Receive Channel

Value after reset: FF<sub>H</sub>



Contains the MONITOR data received in the IOM-2 MONITOR channel according to the MONITOR channel protocol. The MONITOR channel (0-7) can be selected by setting the monitor channel select bit MON\_CR.MCS.

### 4.3.17 MOX - MONITOR Transmit Channel

Value after reset: FF<sub>H</sub>



Contains the MONITOR data to be transmitted in IOM-2 MONITOR channel according to the MONITOR channel protocol. The MONITOR channel (0-7) can be selected by setting the monitor channel select bit MON\_CR.MCS

### 4.3.18 MOSR - MONITOR Interrupt Status Register

Value after reset: 00<sub>H</sub>

	7							0	
MOSR	MDR	MER	MDA	MAB	0	0	0	0	RD (5D)

**MDR ... MONITOR channel Data Received**

**MER ... MONITOR channel End of Reception**

**MDA ... MONITOR channel Data Acknowledged**

The remote end has acknowledged the MONITOR byte being transmitted.

**MAB ... MONITOR channel Data Abort**

### 4.3.19 MOCR - MONITOR Control Register

Value after reset: 00<sub>H</sub>

	7							0	
MOCR	MRE	MRC	MIE	MXC	0	0	0	0	RD/WR (5E)

**MRE ... MONITOR Receive Interrupt Enable**

0: MONITOR interrupt status MDR generation is masked

1: MONITOR interrupt status MDR generation is enabled

**MRC ... MR Bit Control**

Determines the value of the MR bit:

0: MR is always '1'. In addition, the MDR interrupt is blocked, except for the first byte of a packet (if MRE = 1).

1: MR is internally controlled by the SBCX-X according to MONITOR channel protocol. In addition, the MDR interrupt is enabled for all received bytes according to the MONITOR channel protocol (if MRE = 1).

Preliminary

Detailed Register Description

**MIE ... MONITOR Interrupt Enable**

MONITOR interrupt status MER, MDA, MAB generation is enabled (1) or masked (0).

**MXC ... MX Bit Control**

Determines the value of the MX bit:

0: The MX bit is always '1'.

1: The MX bit is internally controlled by the SBCX-X according to MONITOR channel protocol.

**4.3.20 MSTA - MONITOR Status Register**

Value after reset: 00<sub>H</sub>

MSTA	0	0	0	0	0	MAC	0	TOUT	RD (5F)
------	---	---	---	---	---	-----	---	------	---------

**MAC ... MONITOR Transmit Channel Active**

The data transmission in the MONITOR channel is in progress.

**TOUT ... Time-Out**

Read-back value of the TOUT bit.

**4.3.21 MCONF - MONITOR Configuration Register**

Value after reset: 00<sub>H</sub>

MCONF	0	0	0	0	0	0	0	TOUT	WR (5F)
-------	---	---	---	---	---	---	---	------	---------

**TOUT... Time-Out**

0: The monitor time-out function is disabled

1: The monitor time-out function is enabled

## 4.4 Interrupt and General Configuration

### 4.4.1 ISTA - Interrupt Status Register

Value after reset: 00<sub>H</sub>

	7							0	
ISTA	0	0	ST	CIC	AUX	TRAN	MOS	0	RD (60)

For all interrupts in the ISTA register following logical states are applied:

0: Interrupt is not activated

1: Interrupt is activated

#### ST ... Synchronous Transfer

This interrupt is generated to enable the microcontroller to lock on to the IOM timing for synchronous transfers. The source can be read from the STI register.

#### CIC ... C/I Channel Change

A change in C/I channel 0 or C/I channel 1 has been recognized. The actual value can be read from CIR0 or CIR1.

#### AUX ... Auxiliary Interrupts

Signals an interrupt generated from external awake (pin  $\overline{EAW}$ ), watchdog timer overflow (WOV) or from the timer (TIN). The source can be read from the auxiliary interrupt register AUXI.

#### TRAN ... Transceiver Interrupt

An interrupt originated in the transceiver interrupt status register (ISTATR) has been recognized.

#### MOS ... MONITOR Status

A change in the MONITOR Status Register (MOSR) has occurred.

*Note: A read of the ISTA register clears none of the interrupts. They are only cleared by reading the corresponding status register.*

#### 4.4.2 MASK - Mask Register

Value after reset: FF<sub>H</sub>

	7							0	
MASK	1	1	ST	CIC	AUX	TRAN	MOS	1	WR (60)

For the MASK register following logical states are applied:

- 0: Interrupt is enabled
- 1: Interrupt is disabled

Each interrupt source in the ISTA register can selectively be masked/disabled by setting the corresponding bit in MASK to '1'. Masked interrupt status bits are not indicated when ISTA is read. Instead, they remain internally stored and pending, until the mask bit is reset to '0'.

*Note: In the event of a C/I channel change, CIC is set in ISTA even if the corresponding mask bit in MASK is set, but no interrupt is generated.*

#### 4.4.3 AUXI - Auxiliary Interrupt Status Register

Value after reset: 00<sub>H</sub>

	7							0	
AUXI	0	0	EAW	WOV	TIN	0	0	0	RD (61)

For all interrupts in the ISTA register following logical states are applied:

- 0: Interrupt is not activated
- 1: Interrupt is activated

##### **EAW ... External Awake Interrupt**

An interrupt from the  $\overline{\text{EAW}}$  pin has been detected.

##### **WOV ... Watchdog Timer Overflow**

Signals the expiration of the watchdog timer, which means that the microcontroller has failed to set the watchdog timer control bits WTC1 and WTC2 (MODE1 register) in the correct manner. A reset pulse has been generated by the SBCX-X.

##### **TIN ... Timer Interrupt**

An interrupt originated from the timer is recognized, i.e the timer has expired.



#### 4.4.4 AUXM - Auxiliary Mask Register

Value after reset: FF<sub>H</sub>

	7							0	
AUXM	1	1	EAW	WOV	TIN	1	1	1	WR (61)

For the MASK register following logical states are applied:

- 0: Interrupt is enabled
- 1: Interrupt is disabled

Each interrupt source in the AUXI register can selectively be masked/disabled by setting the corresponding bit in AUXM to '1'. Masked interrupt status bits are not indicated when AUXI is read. Instead, they remain internally stored and pending, until the mask bit is reset to '0'.

#### 4.4.5 MODE1 - Mode1 Register

Value after reset: 00<sub>H</sub>

	7							0	
MODE1	0	0	0	WTC1	WTC2	CFS	RSS2	RSS1	RD/WR (62)

#### WTC1, 2 ... Watchdog Timer Control 1, 2

After the watchdog timer mode has been selected (RSS = '11') the watchdog timer is started. During every time period of 128 ms the microcontroller has to program the WTC1 and WTC2 bit in the following sequence

	WTC1	WTC2
1.	1	0
2.	0	1

to reset and restart the watchdog timer.

If WTC1/2 is not written fast enough in this way, the timer expires and a WOV-interrupt (AUXI register) together with a reset pulse is generated.

### CFS ... Configuration Select

This bit determines clock relations and recovery on S/T and IOM interfaces.

0: The IOM interface clock and frame signals are always active, "Power Down" state included.

The states "Power Down" and "Power Up" are thus functionally identical except for the indication: PD = 1111 and PU = 0111.

With the C/I command Timing (TIM) the microcontroller can enforce the "Power Up" state and with C/I command Deactivation Indication (DI) the "Power Down" state is reached again.

However, it is also possible to activate the S-interface directly with the C/I command Activate Request (AR 8/10/L) without the TIM command.

1: The IOM interface clock and frame signals are normally inactive ("Power Down").

For activating the IOM-2 clocks the "Power Up" state can be induced by software (IOM\_CR.SPU) or by resetting CFS again.

After that the S-interface can be activated with the C/I command Activate Request (AR 8/10/L). The "Power Down" state can be reached again with the C/I command Deactivation Indication (DI).

*Note: After reset the IOM interface is always active. To reach the "Power Down" state the CFS-bit has to be set.*

For general information please refer to [Chapter 3.3.8](#).

### RSS2, RSS1... Reset Source Selection 2,1

The SBCX-X reset sources for the  $\overline{\text{RSTO}}$  output pin can be selected according to the table below.

RSS		C/I Code Change	EAW	Watchdog Timer
Bit 1	Bit 0			
0	0	--	--	--
0	1	(reserved)		
1	0	x	x	--
1	1	--	--	x

Preliminary

Detailed Register Description

- If RSS = '00' no above listed reset source is selected and therefore no reset is generated at  $\overline{\text{RSTO}}$ .
- **Watchdog Timer**  
After the selection of the watchdog timer (RSS = '11') the timer is reset and started. During every time period of 128 ms the microcontroller has to program the WTC1 and WTC2 bits in two consecutive bit pattern (see description of the WTC1, 2 bits) otherwise the watchdog timer expires and a reset pulse of  $125 \mu\text{s} \leq t \leq 250 \mu\text{s}$  is generated. Deactivation of the watchdog timer is only possible with a hardware reset.
- If RSS = '10' is selected the following two reset sources generate a reset pulse of  $125 \mu\text{s} \leq t \leq 250 \mu\text{s}$  at the  $\overline{\text{RSTO}}$  pin:
  - **External (Subscriber) Awake (EAW)**  
The **EAW** input pin serves as a request signal from the subscriber to initiate the awake function in a terminal and generates a reset pulse (in TE mode only).
  - **Exchange Awake (C/I Code)**  
A C/I Code change generates a reset pulse.

After a reset pulse generated by the SBCX-X and the corresponding interrupt (WOV or CIC) the actual reset source can be read from the ISTA.

#### 4.4.6 MODE2 - Mode2 Register

Value after reset: 00<sub>H</sub>

	7						0		
MODE2	0	0	0	0	INT_ POL	0	0	PPSDX	RD/WR (63)

##### INT\_POL ... Interrupt Polarity

Selects the polarity of the interrupt pin  $\overline{\text{INT}}$ .  
 0: low active with open drain characteristic (default)  
 1: high active with push pull characteristic

##### PPSDX ... Push/Pull Output for SDX (SCI Interface)

0: The SDX pin has open drain characteristic  
 1: The SDX pin has push/pull characteristic

#### 4.4.7 ID - Identification Register

Value after reset: 01<sub>H</sub>

	7							0	
ID	0	0	DESIGN					RD (64)	

##### DESIGN ... Design Number

The design number allows to identify different hardware designs of the SBCX-X by software.

01<sub>H</sub>: Version 1.3

(all other codes reserved)

#### 4.4.8 SRES - Software Reset Register

Value after reset: 00<sub>H</sub>

	7							0	
SRES	RES_ CI	0	0	RES_ MON	0	RES_ IOM	RES_ TR	RES_ RSTO	WR (64)


##### RES\_xx ... Reset Functional Block xx

A reset can be activated on the functional block C/I-handler, Monitor channel, IOM handler, S-transceiver and to pin  $\overline{\text{RSTO}}$ .

Setting one of these bits to "1" causes the corresponding block to be reset for a duration of 4 BCL clock cycles, except RES\_RSTO which is activated for a duration of 125 ... 250µs. The bits are automatically reset to "0" again.

#### 4.4.9 TIMR - Timer Register

Value after reset: 00<sub>H</sub>



##### TMD ... Timer Mode

The timer can be used in two different modes of operation.

0: Count Down Timer.

An interrupt is generated only once after a time period of 1 ... 63 ms.

1: Periodic Timer.

An interrupt is periodically generated every 1 ... 63 ms (see CNT).

##### CNT ... Timer Counter

0: Timer off.

1 ... 63: Timer period = 1 ... 63 ms

By writing '0' to CNT the timer is immediately stopped. A value different from that determines the time period after which an interrupt will be generated.

If the timer is already started with a certain CNT value and is written again before an interrupt has been released, the timer will be reset to the new value and restarted again.

An interrupt is indicated to the host in AUXI.TIN.

*Note: Reading back this value delivers back the current counter value which may differ from the programmed value if the counter is running.*

## 5 Electrical Characteristics

### 5.1 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Ambient temperature under bias PEB PEF	$T_A$	0 – 45	+70 +85	°C
Storage temperature	$T_{STG}$	– 55	150	°C
Input/output voltage on any pin with respect to ground	$V_S$	– 0.3	5.25	V
Maximum voltage on any pin with respect to ground	$V_{max}$		5.5	V

*Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

*Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.*

*The supply voltage must show a monotonic rise.*

## 5.2 DC Characteristics

$$V_{DD}/V_{SS} = 3.3V \pm 5\%; T_A = 0 \text{ to } 70\text{ }^\circ\text{C}$$

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
H-input level (except pins SR1/2)	$V_{IH}$	2.0		5.25	V	
L-input level (except pins SR1/2)	$V_{IL}$	-0.3		0.8	V	
H-output level (except pin XTAL2, SX1/2)	$V_{OH}$	2.4			V	$I_{OH} = -400\text{ }\mu\text{A}$
L-output level (except pin XTAL2, SX1/2)	$V_{OL}$			0.45	V	$I_{OL} = 6\text{ mA}$ (DU, DD, C768) $I_{OL} = 4.5\text{ mA}$ ( $\overline{ACL}$ ) $I_{OL} = 2\text{ mA}$ (all others)
Input leakage current Output leakage current (all pins except SX1/2,SR1/2,XTAL1/2)	$I_{LI}$ $I_{LO}$			$\pm 1$ $\pm 1$	$\mu\text{A}$ $\mu\text{A}$	$0V < V_{IN} < V_{DD}$ $0V < V_{OUT} < V_{DD}$

### 5.3 Capacitances


$T_A = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V} \pm 5\%$ ,  $V_{SSA} = 0\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $f_c = 1\text{ MHz}$ , unmeasured pins grounded.

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Input Capacitance	$C_{IN}$		7	pF	All pins except SX1,2 and XTAL1,2
I/O Capacitance	$C_{I/O}$		7	pF	
Output Capacitance against $V_{SS}$	$C_{OUT}$		10	pF	pins SX1,2



## 5.4 Oscillator Specification

### Recommended Oscillator Circuits



**Figure 67 Oscillator Circuits**

Parameter	Symbol	Limit Values	Unit
Frequency	f	7.680	MHz
Frequency calibration tolerance		max. 100	ppm
Load capacitance	$C_L$	max. 40	pF
Oscillator mode		fundamental	

*Note: It is important to note that the load capacitance depends on the recommendation of the crystal specification. Typical values are 22 ... 33 pF.*


### XTAL1 Clock Characteristics (external oscillator input)

Parameter	Limit Values	
	min.	max.
Duty cycle	1:2	2:1

### 5.5 AC Characteristics

$T_A = 0$  to  $70\text{ }^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V} \pm 5\%$

Inputs are driven to  $2.4\text{ V}$  for a logical "1" and to  $0.45\text{ V}$  for a logical "0". Timing measurements are made at  $2.0\text{ V}$  for a logical "1" and  $0.8\text{ V}$  for a logical "0". The AC testing input/output waveforms are shown in **Figure 68**.



**Figure 68** Input/Output Waveform for AC Tests

### 5.6 IOM-2 Interface Timing




Figure 69 IOM-2 Timing (TE mode)




Figure 70 IOM-2 Timing (LT-S, LT-T, NT mode)

Parameter	Symbol	Limit Values		Unit
		min.	max.	
IOM output data delay	$t_{IOD}$		60	ns
IOM input data setup	$t_{IIS}$	4		ns
IOM input data hold	$t_{IIH}$	3		ns
FSC strobe delay (see note)	$t_{FSD}$	-135	15	ns
Strobe signal delay	$t_{SDD}$		50	ns
BCL delay	$t_{BCD}$		30	ns
Frame sync setup	$t_{FSS}$	20		ns
Frame sync hold	$t_{FSH}$	30		ns
Frame sync width	$t_{FSW}$	40		ns

Note: Min. value in synchronous state, max. value in non-synchronous state.

DCL Clock Output Characteristics




Figure 71 Definition of Clock Period and Width

Symbol	Limit Values			Unit	Test Condition
	min.	typ.	max.		
$t_P$	585	651	717	ns	osc $\pm$ 100 ppm
$t_{WH}$	260	325	391	ns	osc $\pm$ 100 ppm
$t_{WL}$	260	325	391	ns	osc $\pm$ 100 ppm

DCL Clock Input Characteristics

Parameter	Limit Values		Unit
	min.	max.	
Duty cycle	40	60	%

## 5.7 Serial Control Interface (SCI) Timing




Figure 72 SCI Interface

Parameter SCI Interface	Symbol	Limit values		Unit
		Min	Max	
SCL cycle time	$t_1$	200		ns
SCL high time	$t_2$	100		ns
SCL low time	$t_3$	100		ns
$\overline{\text{CS}}$ setup time	$t_4$	2		ns
$\overline{\text{CS}}$ hold time	$t_5$	10		ns
SDR setup time	$t_6$	10		ns
SDR hold time	$t_7$	6		ns
SDX data out delay	$t_8$		30	ns
$\overline{\text{CS}}$ high to SDX tristate	$t_9$		40	ns

5.8 Reset

Parameter	Symbol	Limit Values	Unit	Test Conditions
		min.		
Length of active low state	$t_{RES}$	4	ms	Power On/Power Down to Power Up (Standby)
		2 x DCL clock cycles		During Power Up (Standby)




Figure 73 Reset Signal  $\overline{RES}$

Preliminary

Electrical Characteristics

5.9 S-Transceiver

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
$V_{DD} = 3.3V \pm 5\%$ ; $V_{SS} = 0V$ ; $T_A = 0$ to $70\text{ }^\circ\text{C}$						
Power supply current- Power Down - Clocks Off	$I_{PD1}$			300	$\mu\text{A}$	Inputs at $V_{SS}$ / $V_{DD}$ No output loads except SX1,2 (50 $\Omega$ )
- Clocks On	$I_{PD2}$			3	mA	
Power supply current - S operational (96 kHz)	$I_{OP1}$			30	mA	DCL=1536 kHz
	$I_{OP2}$			30	mA	DCL=4096 kHz
- B1=00 <sub>H</sub> , B2=FF <sub>H</sub> , D=0	$I_{OP3}$			25	mA	DCL=1536 kHz
Absolute value of output pulse amplitude   VSX2 – VSX1	$V_X$			1.17	V	$R_L = \infty$
Transmitter output current	$I_X$			26	mA	$R_L = 5.6\ \Omega$
Transmitter output impedance (SX1,2)	$Z_X$	10 0			k $\Omega$ $\Omega$	Inactive or during binary one; during binary zero $R_L =$ 50 $\Omega$
Receiver Input impedance (SR1,2)	$Z_R$	30			k $\Omega$	$V_{DD} = 3.3\ \text{V}$




### 5.10 Recommended Transformer Specification

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Transformer ratio			1:1			
Main inductance	L	25			mH	no DC current, 10 kHz
		20			mH	2.5 mA DC current, 10 kHz
Leakage inductance	L <sub>L</sub>			8	μH	10 kHz
Capacitance between primary and secondary side	C			80	pF	1 kHz
Copper resistance	R	1.7	2.0	2.3	W	

## 6 Package Outlines

### P-MQFP-44 (Plastic Metric Quad Flat Package)



1) Does not include plastic or metal protrusion of 0.25 max. per side

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our

SMD = Surface Mounted Device

Dimensions in mm



## 7 Appendix

### Transceiver, C/I-Channel Handler, Auxiliary Interface

NAME	7	6	5	4	3	2	1	0	ADDR	R/W	RES
	reserved								00 <sub>H</sub> - 21 <sub>H</sub>		
TR_ MODE2	0	0	0	0	0	DIM2	DIM1	DIM0	22 <sub>H</sub>	R/W	00 <sub>H</sub>
	reserved								23-2D <sub>H</sub>		
CIR0	CODR0				CIC0	CIC1	S/G	BAS	2E <sub>H</sub>	R	F3 <sub>H</sub>
CIX0	CODX0				TBA2	TBA1	TBA0	BAC	2E <sub>H</sub>	W	FE <sub>H</sub>
CIR1	CODR1						CICW	CI1E	2F <sub>H</sub>	R	FE <sub>H</sub>
CIX1	CODX1						CICW	CI1E	2F <sub>H</sub>	W	FE <sub>H</sub>
TR_ CONF0	DIS_ TR	BUS	EN_ ICV	0	L1SW	0	EXLP	LDD	30 <sub>H</sub>	R/W	01 <sub>H</sub>
TR_ CONF1	0	RPLL_ ADJ	EN_ SFSC	0	0	x	x	x	31 <sub>H</sub>	R/W	
TR_ CONF2	DIS_ TX	PDS	0	RLP	0	0	SGP	SGD	32 <sub>H</sub>	R/W	80 <sub>H</sub>
TR_STA	RINF		SLIP	ICV	0	FSYN	0	LD	33 <sub>H</sub>	R	00 <sub>H</sub>
TR_CMD	XINF			DPRIO	TDDIS	PD	LP_A	0	34 <sub>H</sub>	R/W	08 <sub>H</sub>
SQRR1	MSYN	MFEN	0	0	SQR11	SQR12	SQR13	SQR14	35 <sub>H</sub>	R	40 <sub>H</sub>
SQXR1	0	MFEN	0	0	SQX11	SQX12	SQX13	SQX14	35 <sub>H</sub>	W	4F <sub>H</sub>
SQRR2	SQR21	SQR22	SQR23	SQR24	SQR31	SQR32	SQR33	SQR34	36 <sub>H</sub>	R	00 <sub>H</sub>
SQXR2	SQX21	SQX22	SQX23	SQX24	SQX31	SQX32	SQX33	SQX34	36 <sub>H</sub>	W	00 <sub>H</sub>
SQRR3	SQR41	SQR42	SQR43	SQR44	SQR51	SQR52	SQR53	SQR54	37 <sub>H</sub>	R	00 <sub>H</sub>
SQXR3	SQX41	SQX42	SQX43	SQX44	SQX51	SQX52	SQX53	SQX54	37 <sub>H</sub>	W	00 <sub>H</sub>

**Transceiver, C/I-Channel Handler, Auxiliary Interface**

NAME	7	6	5	4	3	2	1	0	ADDR	R/W	RES
ISTATR	0	x	x	x	LD	RIC	SQC	SQW	38 <sub>H</sub>	R	00 <sub>H</sub>
MASKTR	1	1	1	1	LD	RIC	SQC	SQW	39 <sub>H</sub>	R/W	FF <sub>H</sub>
TR_	0	0	0	0	DCH_	MODE	MODE	MODE	3A <sub>H</sub>	R/W	00 <sub>H</sub>
MODE					INH	2	1	0			
	reserved								3B <sub>H</sub>		
ACFG1	0	0	0	0	0	OD2	OD1	OD0	3C <sub>H</sub>	R/W	00 <sub>H</sub>
ACFG2	0	0	0	0	ACL	LED	0	0	3D <sub>H</sub>	R/W	00 <sub>H</sub>
AOE	1	1	1	1	1	OE2	OE1	OE0	3E <sub>H</sub>	R/W	FF <sub>H</sub>
ARX	-	-	-	-	-	AR2	AR1	AR0	3F <sub>H</sub>	R	
ATX	0	0	0	0	0	AT2	AT1	AT0	3F <sub>H</sub>	W	00 <sub>H</sub>

**IOM Handler (Timeslot , Data Port Selection,  
CDA Data and CDA Control Register)**

Name	7	6	5	4	3	2	1	0	ADDR	R/W	RES
CDA10	Controller Data Access Register (CH10)								40 <sub>H</sub>	R/W	FF <sub>H</sub>
CDA11	Controller Data Access Register (CH11)								41 <sub>H</sub>	R/W	FF <sub>H</sub>
CDA20	Controller Data Access Register (CH20)								42 <sub>H</sub>	R/W	FF <sub>H</sub>
CDA21	Controller Data Access Register (CH21)								43 <sub>H</sub>	R/W	FF <sub>H</sub>
CDA_ TSDP10	DPS	0	0	TSS					44 <sub>H</sub>	R/W	00 <sub>H</sub>
CDA_ TSDP11	DPS	0	0	TSS					45 <sub>H</sub>	R/W	01 <sub>H</sub>
CDA_ TSDP20	DPS	0	0	TSS					46 <sub>H</sub>	R/W	80 <sub>H</sub>
CDA_ TSDP21	DPS	0	0	TSS					47 <sub>H</sub>	R/W	81 <sub>H</sub>
	reserved								48-4B <sub>H</sub>		
TR_ TSDP_ BC1	DPS	0	0	TSS					4C <sub>H</sub>	R/W	00 <sub>H</sub>
TR_ TSDP_ BC2	DPS	0	0	TSS					4D <sub>H</sub>	R/W	01 <sub>H</sub>
CDA1_ CR	0	0	EN_ TBM	EN_I1	EN_I0	EN_O1	EN_O0	SWAP	4E <sub>H</sub>	R/W	00 <sub>H</sub>
CDA2_ CR	0	0	EN_ TBM	EN_I1	EN_I0	EN_O1	EN_O0	SWAP	4F <sub>H</sub>	R/W	00 <sub>H</sub>

**IOM Handler (Control Registers, Synchronous Transfer Interrupt Control), MONITOR Handler**

Name	7	6	5	4	3	2	1	0	ADDR	R/W	RES
TR_CR (CI_CS=0)	EN_D	EN_B2R	EN_B1R	EN_B2X	EN_B1X	CS2-0			50 <sub>H</sub>	R/W	F8 <sub>H</sub>
TRC_CR (CI_CS=1)	0	0	0	0	0	CS2-0			50 <sub>H</sub>	R/W	00 <sub>H</sub>
	reserved								51-52 <sub>H</sub>		
DCI_CR (CI_CS=0)	DPS_CI1	EN_CI1	0	0	0	0	0	0	53 <sub>H</sub>	R/W	80 <sub>H</sub>
DCIC_CR (CI_CS=1)	0	0	0	0	0	CS2-0			53 <sub>H</sub>	R/W	00 <sub>H</sub>
MON_CR	DPS	EN_MON	0	0	0	CS2-0			54 <sub>H</sub>	R/W	40 <sub>H</sub>
SDS1_CR	ENS_TSS	ENS_TSS+1	ENS_TSS+3	TSS					55 <sub>H</sub>	R/W	00 <sub>H</sub>
SDS2_CR	ENS_TSS	ENS_TSS+1	ENS_TSS+3	TSS					56 <sub>H</sub>	R/W	00 <sub>H</sub>
IOM_CR	SPU	DIS_AW	CI_CS	TIC_DIS	EN_BCL	CLKM	DIS_OD	DIS_IOM	57 <sub>H</sub>	R/W	08 <sub>H</sub>
STI	STOV <sub>21</sub>	STOV <sub>20</sub>	STOV <sub>11</sub>	STOV <sub>10</sub>	STI <sub>21</sub>	STI <sub>20</sub>	STI <sub>11</sub>	STI <sub>10</sub>	58 <sub>H</sub>	R	00 <sub>H</sub>
ASTI	0	0	0	0	ACK <sub>21</sub>	ACK <sub>20</sub>	ACK <sub>11</sub>	ACK <sub>10</sub>	58 <sub>H</sub>	W	00 <sub>H</sub>
MSTI	STOV <sub>21</sub>	STOV <sub>20</sub>	STOV <sub>11</sub>	STOV <sub>10</sub>	STI <sub>21</sub>	STI <sub>20</sub>	STI <sub>11</sub>	STI <sub>10</sub>	59 <sub>H</sub>	R/W	FF <sub>H</sub>
SDS_CONF	0	0	0	0	DIOM_INV	DIOM_SDS	SDS2_BCL	SDS1_BCL	5A <sub>H</sub>	R/W	00 <sub>H</sub>
MCDA	MCDA21		MCDA20		MCDA11		MCDA10		5B <sub>H</sub>	R	FF <sub>H</sub>

**Preliminary**

**Appendix**

MOR	MONITOR Receive Data								5C <sub>H</sub>	R	FF <sub>H</sub>
MOX	MONITOR Transmit Data								5C <sub>H</sub>	W	FF <sub>H</sub>
MOSR	MDR	MER	MDA	MAB	0	0	0	0	5D <sub>H</sub>	R	00 <sub>H</sub>
MOCR	MRE	MRC	MIE	MXC	0	0	0	0	5E <sub>H</sub>	R/W	00 <sub>H</sub>
MSTA	0	0	0	0	0	MAC	0	TOUT	5F <sub>H</sub>	R	00 <sub>H</sub>
MCONF	0	0	0	0	0	0	0	TOUT	5F <sub>H</sub>	W	00 <sub>H</sub>



**Interrupt, General Configuration Registers**

NAME	7	6	5	4	3	2	1	0	ADDR	R/W	RES
ISTA	0	0	ST	CIC	AUX	TRAN	MOS	0	60 <sub>H</sub>	R	00 <sub>H</sub>
MASK	1	1	ST	CIC	AUX	TRAN	MOS	1	60 <sub>H</sub>	W	FF <sub>H</sub>
AUXI	0	0	EAW	WOV	TIN	0	0	0	61 <sub>H</sub>	R	00 <sub>H</sub>
AUXM	1	1	EAW	WOV	TIN	1	1	1	61 <sub>H</sub>	W	FF <sub>H</sub>
MODE1	0	0	0	WTC1	WTC2	CFS	RSS2	RSS1	62 <sub>H</sub>	R/W	00 <sub>H</sub>
MODE2	0	0	0	0	INT_ POL	0	0	PPSDX	63 <sub>H</sub>	R/W	00 <sub>H</sub>
ID	0	0	DESIGN						64 <sub>H</sub>	R	01 <sub>H</sub>
SRES	RES_ CI	0	0	RES_ MON	0	RES_ IOM	RES_ TR	RES_ RSTO	64 <sub>H</sub>	W	00 <sub>H</sub>
TIMR	TMD	0	CNT						65 <sub>H</sub>	R/W	00 <sub>H</sub>
	reserved								66 <sub>H</sub> - 6F <sub>H</sub>		

## Preliminary

### A

Absolute maximum ratings 173  
AC characteristics 177  
ACFG1 register 147  
ACFG2 register 147  
ACKxy bits 161  
ACL bit 147  
Activation 79  
Activation indication - pin ACL 37  
Activation LED 37  
Activation/deactivation of IOM-2 interface 119  
AOE register 148  
Appendix 187  
Applications 18  
AR2-0 bits 148  
Architecture 25  
ARX register 148  
ASTI register 161  
Asynchronous awake 121  
AT2-0 bits 149  
ATX register 149  
AUX bit 166  
AUXI register 167  
Auxiliary interface 122  
AUXM register 168

### B

BAC bit 134  
BAS bit 133  
BUS bit 135

### C

C/I channel 109  
Capacitances 175  
CDA\_TSDPxy registers 151  
CDAx\_CR register 152  
CDAxy registers 150  
CFS bit 168  
CI\_CS bit 158  
CI1E bit 134  
CIC bit 166

CIC1/0 bits 133  
CICW bit 134  
CIR0 register 133  
CIR1 register 134  
CIX0 register 134  
CIX1 register 135  
CLKM bit 158  
Clock generation 55  
CNT bits 172  
CODR0 bits 133  
CODR1 bits 134  
CODX0 bits 134  
CODX1 bits 135  
Control of layer-1 60  
Controller data access 87

### D

DC characteristics 174  
DCH\_INH bit 145  
D-channel access control  
    Intelligent NT 115  
    S-bus D-channel control in LT-T 115  
    S-bus priority mechanism 113  
    TIC bus 111  
DCI\_CR register 154  
Deactivation 79  
Delay between IOM-2 and S 44  
DESIGN bits 171  
Device architecture 25  
DIM2-0 bits 132  
DIS\_AW bit 158  
DIS\_IOM bit 158  
DIS\_OD bit 158  
DIS\_TR bit 135  
DIS\_TX bit 137  
DPRIO bit 140  
DPS bit 151, 156  
DPS\_CI1 bit 154

### E

EAW bit 167  
Electrical characteristics 173  
EN\_B2/1R bits 153

## Preliminary

EN\_B2/1X bits 153  
EN\_BCL bit 158  
EN\_CI1 bit 154  
EN\_D bit 153  
EN\_I0 bit 152  
EN\_I1 bit 152  
EN\_ICV bit 135  
EN\_MON bit 156  
EN\_O0 bit 152  
EN\_O1 bit 152  
EN\_SFSC bit 137  
EN\_TBM bit 152  
ENS\_TSSx bits 157  
Exchange awake 34  
EXLP bit 135  
External reset input 34

## F

Features 15  
FSYN bit 139  
Functional blocks 25

## I

I/O lines 122  
ICV bit 139  
ID register 171  
INT\_POL bit 170  
Intelligent NT 115  
Interrupt structure 32  
IOM\_CR register 158  
IOM-2 82

- Frame structure (LT) 84
- Frame structure (NT) 84
- Frame structure (TE) 83
- Handler 85
- Interface Timing 178
- LT-S, LT-T, NT modes 82
- Monitor channel 99
  - TE mode 82

ISTA register 166  
ISTATR register 144

## J

Jitter 58

## L

L1SW bit 135  
LD bit 139, 144  
LDD bit 135  
LED bit 147  
LED output 37  
Level detection 52  
Logic symbol 17  
Looping data 88  
LP\_A bit 140  
LT-T mode 115

## M

MAB bit 164  
MAC bit 165  
MASK register 167  
MASKTR register 145  
MCDA register 163  
MCDAXy bits 163  
MCONF register 165  
MDA bit 164  
MDR bit 164  
MER bit 164  
MFEN bit 141, 142  
Microcontroller interfaces 27  
MIE bit 164  
MOCR register 164  
MODE1 register 168  
MODE2 register 170  
MODE2-0 bits 145  
MON\_CR register 156  
Monitor channel

- Error treatment 103
- Handshake procedure 100
- Interrupt logic 108
- Master device 105
- Slave device 106
- Time-out procedure 107

Monitoring data 92

## Preliminary

Monitoring TIC bus 92  
MOR register 163  
MOS bit 166  
MOSR register 164  
MOX register 163  
MRC bit 164  
MRE bit 164  
MSTA register 165  
MSTI register 161  
MSYN bit 141  
Multiframing 42  
MXC bit 164

## O

OD2-0 bits 147  
OE2-0 bits 148  
Oscillator 176  
Oscillator clock output 59  
Overview 12

## P

Package Outlines 185  
PD bit 140  
PDS bit 137  
Pin configuration 19  
PPSDX bit 170

## R

Receive PLL 58  
Register description 124  
RES\_xxx bits 171  
Reset generation 33  
Reset source selection 33  
Reset timing 182  
RIC bit 144  
RINF bits 139  
RLP bit 137  
RPLL\_ADJ bit 137  
RSS2/1 bits 168

## S

S/G bit 117, 133  
S/T-Interface 38

Circuitry 49  
Coding 40  
Delay compensation 51  
External protection circuitry 49  
Multiframing 42  
Receiver characteristics 48  
Transceiver enable/disable 52  
Transmitter characteristics 47  
S-bus priority mechanism 113  
SCI - serial control interface 28  
SCI interface timing 181  
SDS 96  
SDS\_CONF register 162  
SDS2/1\_BCL bits 162  
SDSx\_CR registers 157  
Serial data strobe 96  
SGD bit 137  
SGP bit 137  
Shifting data 88  
SLIP bit 139  
Software reset 34  
SPU bit 158  
SQC bit 144  
SQR11-14 bits 141  
SQR21-24 bits 142  
SQR31-34 bits 142  
SQR41-44 bits 143  
SQR51-54 bits 143  
SQRR1 register 141  
SQRR2 register 142  
SQRR3 register 143  
SQW bit 144  
SQX11-14 bits 142  
SQX21-24 143  
SQX31-34 bits 143  
SQX41-44 bits 143  
SQX51-54 bits 143  
SQXR1 register 142  
SQXR2 register 143  
SQXR3 register 143  
SRES register 171  
ST bit 166  
State machine

**Preliminary**

LT-S mode 69  
NT mode 74  
TE and LT-T mode 62  
STI register 160  
STIxy bits 160, 161  
Stop/Go bit 117, 133  
STOVxy bits 160, 161  
Strobed data clock 96  
Subscriber awake 34  
SWAP bit 152  
Synchronous transfer 93

**X**

XINF bits 140

**T**

TBA2-0 bits 134  
TDDIS bit 140  
Test functions 53  
TIC bus 111  
TIC\_DIS bit 158  
Timer 35  
TIMR register 172  
TIN bit 167  
TMD bit 172  
TOUT bit 165  
TR\_CMD register 140  
TR\_CONF0 register 135  
TR\_CONF1 register 137  
TR\_CONF2 register 137  
TR\_CR register 153  
TR\_MODE register 145  
TR\_MODE2 register 132  
TR\_STA register 139  
TR\_TSDP\_BC1/2 registers 151  
TRAN bit 166  
Transceiver enable/disable 52  
Transformer specification 184  
TSS bits 151, 157  
Typical applications 18

**W**

Watchdog timer 34  
WOV bit 167  
WTC1/2 bits 168

## Infineon goes for Business Excellence

“Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results.

Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction.”

Dr. Ulrich Schumacher

<http://www.infineon.com>

Published by Infineon Technologies AG

This datasheet has been download from:

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronics components.