High-Voltage Switchmode Controllers with MOSFET
Ordering Information

| MOSFET Switch |  | $+\mathbf{V}_{\text {IN }}$ |  | Feedback <br> Voltage | Max <br> Duty Cycle | Package Outlines |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BV $_{\text {DSs }}$ | $\mathbf{R}_{\text {DS(on) }}$ | Min Pin Plastic DIP | Max |  |  |  |  |
| 200 V | $5.0 \Omega$ | 10 V | 120 V | $\pm 1 \%$ | $49 \%$ | HV9105P | HV9105PJ |
| 200 V | $5.0 \Omega$ | 10 V | 120 V | $\pm 1 \%$ | $99 \%$ | HV9108P | HV9108PJ |

Standard temperature range for all parts is industrial $\left(-40^{\circ}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.

## Features

- 10 to 120 V input range
- $200 \mathrm{~V}, 5 \Omega$ output MOSFET
- Current-Mode Control
- High Efficiency
- CCITT Compatible
- Internal Start-up Circuit


## Applications

- DC/DC Converters
- Distributed Power Systems
- ISDN Equipment
- PBX Systems
- Modems

Absolute Maximum Ratíngs

| $+V_{\text {IN }}$, Input Voltage | 120 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{DS}}$ | 200 V |
| $\mathrm{~V}_{\mathrm{DD}}$, Logic Voltage | 15.0 V |
| Control Inputs | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{D}}$ (Peak) | 2.5 A |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Power Dissipation, Plastic DIP | 750 mW |
| Power Dissipation, PLCC | 1400 mW |

## General Description

The Supertex HV9105 and HV9108 are high-efficiency high voltage SMPS ICS intended for use in power converters requiring extreme efficiency at output powerlevels of 5.0 W or less. The low supply current ( 0.5 mA max) allows them to be used to build supplies which meet CCITT I. 430 performance recommendations ( $60 \%$ efficiency at . 025 W out).
The HV9105/08 provides all the functions necessary to build a single-switch current-mode converter of any common topology, with a minimum of external parts.
In addition to high efficiency, because it uses Supertex's proprietary high voltage BiCMOS/DMOS technology, the HV9105/08 offers numerous performance advantages when compared to conventional PWM ICs. Dynamic range is approximately 8 times wider than with bipolar ICs, both response speed and maximum clock rate are faster, and no external power resistors or zeners are necessary for high voltage starting.
Accessory circuits are included to provide either latching or nonlatching shutdown. When shut down, device dissipation is less than 4 mW .
The HV9105/08 is intended for operation with input voltages from 10 to 120 VDC .

For detailed circuit and application information, please refer to application notes AN-H13 and AN-H21 to AN-H24.

## Electrical Characteristics

$\left(V_{D D}=10 \mathrm{~V},+\mathrm{V}_{I N}=48 \mathrm{~V}\right.$, Discharge $=-\mathrm{V}_{I N}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{BIAS}}=820 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{OSC}}=910 \mathrm{~K} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified $)$

| Symbol | Parameters | Min | Typ | Max | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Reference

| $\mathrm{V}_{\text {REF }}$ | Output Voltage | 3.92 | 4.00 | 4.08 | V | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{M} \Omega$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{Z}_{\text {OUT }}$ | Output Impedance ${ }^{1}$ | 15 | 30 | 45 | $\mathrm{~K} \Omega$ |  |
| $\mathrm{I}_{\text {SHORT }}$ | Short Circuit Current |  | 100 | 130 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\text {REF }}=-\mathrm{V}_{\text {IN }}$ |
| $\Delta \mathrm{V}_{\text {REF }}$ | Change in $\mathrm{V}_{\text {REF }}$ with Temperature |  | 0.25 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |

## Oscillator

| $\mathrm{f}_{\text {MAX }}$ | Maximum Oscillator Frequency | 1.0 | 3.0 |  | MHz | $\mathrm{R}_{\mathrm{OSC}}=0 \Omega$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{f}_{\text {OSC }}$ | Initial Accuracy ${ }^{2}$ | 32 | 40 | 48 | KHz |  |
|  | Voltage Stability $^{1}$ |  |  | 15 | $\%$ | $9.5 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<13.5 \mathrm{~V}$ |
|  | Temperature Coefficient $^{1}$ |  | 170 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |

## PWM

| $\mathrm{D}_{\text {MAX }}$ | Maximum Duty Cycle ${ }^{1}$ | HV9105 | 49.0 | 49.4 | 49.6 | $\%$ |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | HV9108 | 99.0 | 99.4 | 99.6 |  |  |
|  | Deadtime $^{1}$ | HV9108 |  | 100 |  | nsec |  |
| $\mathrm{D}_{\text {MIN }}$ | Minimum Duty Cycle |  |  | 0 | $\%$ |  |  |
|  | Minimum Pulse Width <br> Before Pulse Drops Out ${ }^{1}$ |  | 110 | 175 | nsec |  |  |

## Error Amplifier

| $\mathrm{V}_{\text {FB }}$ | Feedback Voltage |  |  | 4.04 | V | $\mathrm{V}_{\mathrm{FB}}$ Shorted to Comp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Bias Current |  | 25 | 500 | nA | $\mathrm{V}_{\mathrm{FB}}=4.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | ed at |  | mV |  |
| $\mathrm{A}_{\text {VOL }}$ | Open Loop Voltage Gain ${ }^{1}$ | 60 | 80 |  | dB |  |
| gbw | Unity Gain Bandwidth ${ }^{1}$ | 0.5 | 0.8 |  | MHz |  |
| $\mathrm{Z}_{\text {OUT }}$ | Output Impedance ${ }^{1}$ | See Fig. 2 |  |  | $\Omega$ |  |
| $\mathrm{I}_{\text {SOURCE }}$ | Output Source Current |  | -1.3 | -1.0 | mA | $\mathrm{V}_{\mathrm{FB}}=3.4 \mathrm{~V}$ |
| $\mathrm{I}_{\text {SINK }}$ | Output Sink Current | 50 | 80 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{FB}}=4.5 \mathrm{~V}$ |
| PSRR | Power Supply Rejection ${ }^{1}$ | See Fig. 1 |  |  |  |  |

## Current Limit

| $\mathrm{V}_{\text {SOURCE }}$ | Threshold Voltage | 1.0 | 1.2 | 1.4 | V | $\mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{t}_{\mathrm{d}}$ | Delay to Output ${ }^{1}$ |  | 150 | 200 | ns | $\mathrm{~V}_{\text {SOURCE }}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |

## Pre-Regulator/Startup

| $+\mathrm{V}_{\mathrm{IN}}$ | Allowable Input Voltage |  |  | 120 | V | $\mathrm{I}_{\mathbb{I N}}=10 \mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
|  | Input Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{DD}}>9.4 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{TH}}$ | $\mathrm{V}_{\mathrm{DD}}$ Pre-regulator Turn-off <br> Threshold Voltage | 7.8 | 8.6 | 9.4 | V | $\mathrm{I}_{\mathrm{PREREG}}=10 \mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{LOCK}}$ | Undervoltage Lockout | 7.0 | 8.1 | 8.9 | V | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ from Drain to $\mathrm{V}_{\mathrm{DD}}$ |

Notes:

1. Guaranteed by design. Not subject to production test.
2. Stray capacitance on OSC IN pin $\leq 5 p F$.

Electrical Characteristics (Continued)
$\left(V_{D D}=10 \mathrm{~V},+V_{I N}=48 \mathrm{~V}\right.$, Discharge $=-\mathrm{V}_{I N}=0 \mathrm{~V}, \mathrm{R}_{\text {BIAS }}=820 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{OSC}}=910 \mathrm{~K} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified $)$

| Symbol | Parameters | Min | Typ | Max | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Supply

| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current |  |  | 0.6 | mA |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0.35 |  | mA | $\overline{S h u t d o w n}=-\mathrm{V}_{\mathrm{IN}}$ |
| $\mathrm{I}_{\mathrm{BIAS}}$ | Bias Current |  | 7.5 |  | $\mu \mathrm{~A}$ |  |
| $\mathrm{~V}_{\mathrm{DD}}$ | Operating Range | 9.0 |  | 13.5 | V |  |

## Logic

| $\mathrm{t}_{\mathrm{SD}}$ | Shutdown Delay Time ${ }^{1}$ |  | 50 | 100 | ns | $\mathrm{~V}_{\text {SOURGE }}=-\mathrm{V}_{\text {IN }}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{SW}}$ | Shutdown Pulse Width ${ }^{1}$ | 50 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{RW}}$ | RESET Pulse Width $^{1}$ | 50 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{LW}}$ | Latching Pulse Width $^{1}$ | 25 |  |  | ns |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  |  | 2.0 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 7.0 |  |  | V |  |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current |  | 1.0 | 5.0 | $\mu \mathrm{~A}$ | $V_{\text {IN }}=10 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current |  | -25 | -35 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |

## MOSFET Switch

| $\mathrm{BV}_{\mathrm{DSS}}$ | Breakdown Voltage | 200 | 240 |  | V | $\mathrm{V}_{\text {SOURCE }}=\overline{S h u t d o w n ~}=0 \mathrm{~V}$, <br> $\mathrm{I}_{\mathrm{D}}=100 \mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | Drain-to-Source On-resistance |  | 3.5 | 5.0 | $\Omega$ | $\mathrm{~V}_{\text {SOURCE }}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{DSS}}$ | OFF State Drain Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{V}_{\text {SOURCE }}=\overline{S h u t d o w n ~}=0 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{DRAIN}}=100 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{DS}}$ | Drain Capacitance |  |  | 35 |  | pF |
| $\mathrm{V}_{\mathrm{DS}}=25 \mathrm{~V}, \overline{\text { Shutdown }}=0 \mathrm{~V}$ |  |  |  |  |  |  |

1. Guaranteed by design. Not subject to production test.

Truth Table

| Shutdown | Reset | Output |
| :---: | :---: | :--- |
| $H$ | H | Normal Operation |
| $H$ | $H \rightarrow$ L | Normal Operation, No Change |
| L | $H$ | Off, Not Latched |
| L | L | Off, Latched |
| L $\rightarrow$ H | L | Off, Latched, No Change |

## Switching Waveforms



Functional Block Diagram


Pin numbers in parentheses are for PLCC package.

## Typical Performance Curves

Fig. 1
PSRR - Error Amplifier and Reference


Fig. 2
Error Amplifier Output Impedance $\left(Z_{0}\right)$


Test Circuits


Fig. 3
Error Amplifier


Fig. 4

| $\stackrel{N}{1}$ |
| :---: |
|  |
| 4 |


$\mathrm{R}_{\mathrm{OSC}}(\Omega)$

PSRR
0.1 V swept $10 \mathrm{~Hz}-1 \mathrm{MHz}$


NOTE: Set Feedback Voltage so that
$\mathrm{V}_{\text {COMP }}=\mathrm{V}_{\text {DIVIDE }} \pm 1 \mathrm{mV}$ before connecting transformer

## Technical Description

## Preregulator

The preregulator/startup circuit for the HV9105/08 consists of a high-voltage N -channel depletion-mode DMOS transistor driven by an error amplifier to form a controlled current path between the $\mathrm{V}_{\mathrm{IN}}$ terminal and the $\mathrm{V}_{\mathrm{DD}}$ terminal of the HV9105/08. Maximum current (about 20 mA ) occurs when $\mathrm{V}_{\mathrm{DD}}=0$, with current reducing as $\mathrm{V}_{\mathrm{DD}}$ rises. This path shuts off altogether when $\mathrm{V}_{\mathrm{DD}}$ rises to somewhere between 7.8 and 9.4 V , so that if $\mathrm{V}_{\mathrm{DD}}$ is held at 10 or 12 V by an external source (generally the supply the chip is controlling) no current other than leakage is drawn through the high voltage transistor. This minimizes dissipation.
An external capacitor between $V_{D D}$ and $V_{S S}$ is generally required to store energy used by the chip during the time between shutoff of the high voltage path and the $\mathrm{V}_{\mathrm{DD}}$ supply's output rising enough to take over the powering of the chip. This capacitor generally also serves as the output filter capacitor for that output from the supply. $1.0 \mu \mathrm{~F}$ is generally sufficient to assure against double-starting. Capacitors as small as $0.1 \mu \mathrm{~F}$ can work when faster response from the $\mathrm{V}_{\mathrm{DD}}$ line is required. The chosen capacitor should have very good high frequency characteristics and be mounted so that the sum of the lead length between capacitor and IC for both leads is less than 2.5 cm . Stacked polyester or ceramic capacitors work well. Electrolytic capacitors are generally not suitable.

A common resistor divider string is used to monitor $\mathrm{V}_{\mathrm{DD}}$ for both the undervoltage lockout circuit and the shutoff circuit of the high voltage FET. Setting the undervoltage sense point about 0.6 V lower on the string than the FET shutoff point guarantees that the undervoltage lockout always releases before the FET shuts off.

## Bias Circuit

An external bias resistor, connected between the bias pin and $V_{S S}$ is required by the HV9105/08 to set currents in a series of current mirrors used by the analog sections of the chip. Nominal external bias current requirement is $7.5 \mu \mathrm{~A}$, which can be set by a $820 \mathrm{~K} \Omega$ to $1.3 \mathrm{M} \Omega$ resistor if a $10 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ is used, or a $1.2 \mathrm{M} \Omega$ to $2.0 \mathrm{M} \Omega$ resistor if a $12 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ is used. A precision resistor is NOT required; $\pm 5 \%$ is fine.
For extremely low power operation, the value of bias current can be reduced to as low as $4.0 \mu \mathrm{~A}$ by further increases in the value of the bias resistor.

## Clock Oscillator

The clock oscillator of the HV9105/08 consists of a ring of CMOS inverters, timing capacitors, a capacitor discharge FET, and, in the $50 \%$ maximum duty cycle version, a frequency dividing flipflop. A single external resistor between the OSC In and OSC Out pins is required to set oscillator frequency (see Fig. 4). For the $50 \%$ maximum duty cycle versions the 'Discharge' pin is internally connected to GND. For the 99\% duty cycle version, 'Discharge' can either be connected to $\mathrm{V}_{\text {SS }}$ directly or connected to $\mathrm{V}_{\text {SS }}$ through a resistor used to set a deadtime.
One difference exists between the Supertex HV9105/08 and competitive 9105 parts. The oscillator of the Supertex HV9105/08 is shut off when a shutoff command is received. This saves about $100 \mu \mathrm{~A}$ of quiescent current, which aids in the construction of power supplies to meet CCITT specification I.430, and in other situations where an absolute minimum of quiescent power dissipation is required.

## Reference

The reference section of the HV9105/08 consists of a stable bandgap reference followed by a buffer amplifier which scales the voltage up to approximately 4.0 V . The scaling resistors of the reference buffer amplifier are trimmed during manufacture so that the output of the error amplifier when connected in a gain of -1 configuration is as close to 4.000 V as possible. This nulls out any input offset of the error amplifier. As a consequence, even though the observed reference voltage of a specific part may not be exactly 4.0 V , the feedback voltage required for proper regulation will be 4.0 V .

A resistor of approximately $50 \mathrm{~K} \Omega$ is placedinternally between the output of the reference buffer amplifier and the circuitry it feeds (reference output pin and non-inverting input to the error amplifier). This allows overriding the internal reference with a lowimpedance voltage source $\leq 6,0 \mathrm{~V}$. In general, because the reference voltage of the Supertex HV9105/08 is not noisy, as some previous devices have been, overriding the reference should seldom be necessary

Because the reference is a high impedance node, and usually there will be significant electrical noise near it, a bypass capacitor between the reference pin and $\mathrm{V}_{S S}$ is strongly recommended. The reference buffer amplifier is intentionally compensated to be stable with a capacitive load of 0.01 to $0.1 \mu \mathrm{~F}$.

## Error Amplifier

The error amplifier is a true low-power differential input operational amplifier intended for around-the-amplifier compensation. It is of mixed CMOS-bipolar construction: a PMOS input stage is used so the common-mode range includes ground and the input impedance is very high. This is followed by bipolar gain stages which provide high gain without the electrical noise of all-MOS amplifiers. The amplifier is unity-gain stable.

## Current Sense Comparators

The HV9105/08 uses a true dual comparator system with independent comparators for modulation and current limiting. This allows the designer greater latitude in compensation design, as there are no clamps (except ESD protection) on the compensation pin. Like the error amplifier, the comparators are of low-noise BiCMOS construction.

## Remote Shutdown

The shutdown and reset pins can be used to perform either latching or non-latching shutdown of a converter as required. These pins have internal current source pull-ups so they can be driven from open-drain logic. When not used, they should be left open, or connected to $\mathrm{V}_{\mathrm{DD}}$.

## Main Switch

The main switch is a normal N-channel power MOSFET. Unlike the situation with competitive devices, the body diode can be used if desired without destroying the chip.

## Pinout



