STEPPER MOTOR CONTROLLER / DRIVER

■ GENERAL DESCRIPTION

NJM2671 is a two-phase unipolar stepping motor driver with a motor output of a maximum of 60 V and a maximum current of 500 mA.

The Step&Dir (Pulse Input) system of the motor controller enables simple switching between half and full step modes.

A high voltage of 60 v and wide power voltage supply range makes possible use with high-speed motor applications and the high voltage improves reliability.

■FEATURES

- Maximum motor power supply voltage: 60 V
- Continuous output current: 2 ch x 500 mA
- Internal driver and phase logic
- External phase logic reset terminal (RESET)
- Phase origin monitoring output terminal (MO)
- Thermal shutdown circuit
- Package DIP16 ,EMP16



■ PACKAGE OUTLINE





NJM2671D2

NJM2671E2





New Japan Radio Co., Ltd.

NJM2671

BLOCK DIAGRAM



Fig.2 Block Diagram

■ PIN DESCRIPTION

Pin	Pin name	Description
1	PB2	B2 phase output with a maximum 500 mA sinking open collector output
2	PB1	B1 phase output with a maximum 500 mA sinking open collector output
3	GND	Vcc ground power supply terminal
4	PA1	A1 phase output with a maximum of 500 mA sinking open collector
5	PA2	A2 phase output with a maximum of 500 mA sinking open collector
6	DIR	Direction command input for determining motor turning direction
7	STEP	Motor stepping pulse input, phase logic operation triggered by negative
		edge of STEP signal
8	φB	0 current sequence monitor output for B phase in half step mode
9	φA	0 current sequence monitor output for A phase in half step mode
10	HSM	Half/full step mode switching input
		H level in full step mode and L level in half step mode
11	INH	Phase output off input, all phase output is off at H level
12	NC	Not connected
13	NC	Not connected
14	RESET	Phase logic initial input
15	MO	Phase output initial status detection output
16	Vcc	Logic unit power supply voltage terminal

NJM2671

■ ABSOLUTE MAXIMUM RATING	6			(Ta	=25°C)	
PARAMETER	PIN No.	SYMBOL	MIN.	MAX.	UNIT	NOTE
Phase Output Voltage	1,2,4,5	V _{PCEO}	0	60	V	
Phase Output Current	1,2,4,5	I _P	0	500	mA	
Logic Supply Voltage	16	V _{CC}	0	7	V	
Logic Input Voltage Range	6,7,10,11,14	VI	-0.3	6	V	
Logic Input Current	6,7,10,11,14	lı –	-10	-	mA	
Logic Output Current	8,9,15	l _o	-	6	mA	
Junction Temperature Range		Tj	-40	+150	О°	
Operating Temperature		Topr	-40	85	О°	
Storage Temperature		Tstg	-50	150	О°	
DIP16 Package		PD	-	1.6	W	
EMP16 Package		P _D	-	1.3	W	

■ RECOMMENDED OPERATING CONDITIONS

					,	
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Phase Output Voltage	V _{PCEO}	10	-	55	V	
Phase Output Current	l _P	0	_	350	mA	
Logic Supply voltage	Vcc	4.75	5	5.25	V	
Junction Temperature Range	Tj	-20	-	+125	°C	
Set-up Time	ts	400	-	-	ns	
Step Pulse Range	t₽	800	-	-	ns	
Reset Pulse Range	t _R	800	-	-	ns	

■ ELECTRICAL CHARACTERISTICS

(Ta=25°C)

(Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
• General						
Supply Current	I _{CC} 1	INH=LOW	-	45	60	mA
	I _{CC} 2	INH=HIGH	-	12	-	mA
Thermal Shutdown Temperature	TSD	-	-	170	-	°C
• Phase Output						
Saturation Voltage	V _{PCE Sat}	lo=350mA	-	-	0.85	V
Leak Current	I _{PL}	-	-	-	500	μA
Turn-ON / Turn OFF Time	td	Vi=2.4V	-	-	3	μs
• Logic Input						
H Level Input Voltage	V _{IH}	-	2.0	-	-	V
L Level Input Voltage	V _{IL}	-	-	-	0.8	V
H Level Input Current	I _{IH}	V ₁ =2.4V	-	-	-20	μA
L Level Input Current	IIL	V _I =0.4V	-400	-	-	μA
Logic Output						
Saturation Voltage	V _{O Sat}	lo=1.6mA	-	-	0.6	V

New Japan Radio Co., Ltd. -

TYPICAL APPLICATION





Function description

The NJM2671 is a high-performance low-voltage driver system for driving stepping motors with unipolar winding.

Employing a general-purpose STEP&DIR motion controller, it can easily control a stepping motor when combined with a pulse generator.

The phase output is as high as 60 V max. This prevents the phase output voltage margin of the motor from being exceeded, which is a common problem with unipolar winding systems and also simplifies the design of power control circuits during phase turn off.

Logic input

All inputs are LS-TT compatible. When the logic input is open, the circuit recognizes any open logic inputs as H level. The NJM2671 has built-in phase logic for optimum control of the stepping motor.

• STEP - Stepping pulse

The built-in phase logic sequencer goes UP on every negative edge of the STEP signal (pulse). In full step mode, the pulse turns the stepping motor at the basic step angle. In half step mode, two pulses are required to turn the motor at the basic step angle.

The DIR (direction) signal and HSM (half/full mode) are latched to the STEP negative edge and must therefore be established before the start of the negative edge. Note the setup time ts in Figure 4.

DIR – direction

The DIR signal determines the step direction. The direction of the stepping motor depends on how the NJM2671 is connected to the motor. Although DIR can be modified this should be avoided since a misstep of 1 pulse increment may occur if it is set simultaneous with the negative edge. See the timing chart in Figure 4.

• HSM - half/full step mode switching

This signal determines whether the stepping motor turns at half step or full step mode. The built-in phase logic is set to the half step mode when HSM is low level. Although HSM can be modified this should be avoided since a misstep of 1 pulse increment may occur if it is set simultaneous with the negative edge. See

the timing chart in Figure 4.

• INH - phase output off

All phase output is turned off when INH goes high reducing power consumption (consumption current).

• RESET

A two-phase stepping motor repeats the same winding energizing sequence every angle that is a multiple of four of the basic step. The phase logic sequence is repeated every four pulses in the full step mode and every eight pulses in the half step mode.

RESET forces to initialize the phase logic to sequence start mode.

When RESET is at L level, the phase logic is initialized and the phase output is turned off.

When RESET recovers to H level, the phase output resumes the energizing pattern output at sequence start of phase logic. Refer to Figure 5 for a reset timing chart.

■POR – power on and reset function

The internal power-on and reset circuit, which is connected to Vcc, resets the phase logic and turns off phase output when the power is supplied to prevent missteps.

Each time the power is turned on, the energizing pattern of phase logic at sequence start is output.

Phase output unit

The phase output unit is composed of four open collector transistors that are directly connected to the stepping motor as shown in Figure 3.

■ΦA, ΦB bi-polar phase logic output

This ΦA , ΦB output is a signal generated by the phase logic for external monitoring to determine whether the energizing sequence is 1-phase or 2-phase energizing. Missteps normally occur unless the switch from half step to full step mode is performed appropriately. Use of ΦA , ΦB output switches HSM in 2-phase energizing status ($\Phi A = \Phi B = L$ level) enables switching between the half and full step modes without missteps.

■ MO – origin monitor

At sequence start of the phase logic or after POR or external RESET, an L level output is made to indicate to external devices that the energizing sequence is in initial status.



Fig.4 Timing chart

Fig.5 POR and external reset timing

New Japan Radio Co., Ltd.

NJM2671

P 1		Ð	φ	4	3	P	Ð	8		φ	φ		Ð
Н					_	i -	-			ł			Ť
L	×						- F -	·r		- ['			
н						i –	-	ł		+	i		-
Н	, , ,	<u> </u>	Ц			Гī	1	Ц		1			j.
ON	× ×	-				!	į	į		į	ļ		ļ
OFF	2									i	Γ		
ON	<u></u>		Ē			1		Ē					
OFF	»——			1		-		Ī		Г			7
ON	×	- F					- -			7			<u>-</u>
ON	>					1	<u> </u>			Ţ	1		7
DN	Č	1	•			1	-				1		F
	осоно 1987 и п. н.	H 2 H 2 H 2 H 2 H 2 ON 2 ON 2 ON 2 ON 2 ON 2 ON 2 ON 2 ON 2 ON 2				H H H	Image: Contract of the second secon		Image: Contract of the sector of th		H H	H H	

Fig. 6-1 Full step mode and CS sequence

		a" _	. 0)	8	1	Ŧ	1	₽	Б		Þ		Ę.		φ.	D
DIR	L	×					i		i	i		i		i		i	i
INH	L	×					i		i	i		i		i		i	i
HSM	Н	×					1		-	 i.		i		÷		i	 1
STEP	н						П			Ĺ		Ĺ	Г	Ĺ	Г	1	ĺ
		xĒ								 ï		i		ï		i	 i
¢В	ON	×		_						_		-		_			-
PBI _	OFF	× X= =					1	-	-	 ٦.,							 L
P62	ON 3	×					1		i.	 	-	-				<u> </u>	Ē
PAL	OFF	× ×					Ī		Γ	 		i.		÷.		Г	
P92	ON 3	×Ē					1		T					+		7	 Ē
¢ A	ON	x x							-	1		1		1		-	1
10	ON	×														L	L.,

Fig. 7-1 Full step mode, C CW sequence

	-	<u>, </u>	0	D	Q		Ψ	ф,		0			Ð			D	Γ
DIR	Н	×					<u>.</u>	 ż.		ż.		÷.	 ÷.			 Ť	-
INH	L	×			,		ī	 ï		ï		1	 i		ï	i	
HSM	L	× ×		1	i		ì	i		i		i	i		i	i	_
STEP	Н	~			Ľ	Г	i	Ĺ	L	Ĺ	L	Ĺ	j_	L	ì	 1	_
¢Β	ON	× × ×			1	, i		 i		-					1	-	_
PBI -	OFF	×						 j_		į		į.	Ĺ.			 ÷	-
P62	ON	× ×		i 	i		Ē	 ÷		÷		÷	 ÷		Ţ_	į.	_
PAL	OFF	×			-l		Ĵ.	į		Ĺ.			 			 ÷.	-
P92	ON	×			-		ł	ï		T		L	Ĩ		ļ	Ē	-
¢ 8	ON	×					Ì	į.		Ĺ		Ĺ	1		ļ	Ī	-
W D	ON	×		Γ.				 					 			 Ē.	-

Fig. 8-1 Half step mode and CW sequence

		1"_	Ū	5	5	ф I	ep la	3 .	8 8	0 6	8 D	
DIR	LŠ				1	i	1	1				
INH	L }											
HSM	LŚ	×	1			i						
STEP	нŞ	×=-			ļ	j_r	j	j_L-	<u> </u>		Ē	_
¢В	ON 5	×	1		! 	: : :	<u>.</u>	<u> </u>				
PBI	OFF	<	1		L	1	!					
P62	ONS					İ		•				
PAI -	OFF 🤇	×					1					
P92	ON	×									! !	
φA.	ON 👌	\leq	1		1		1					_
# 0	ON	<u> </u>						- 			Ĺ	

Fig. 9-1 Half step mode, C CW sequence

		<u>Ъ.</u>		E	D		ę.		φ.		Ę.		Β.		Ð		Ð				Β	
DIR	ļн	Γ	¥.				i		÷		Ì		÷.		i		i		1		÷	_
INH	н.	ŀ		_	-		f		-		T		Ť		Ŧ		T		T		T.	
HSM	L	R			1		17		7		7-		77	-	-1-		i		i		i	
STEP	н	ľ			ļ	.	į_	ſ	Ļ	J.	Ļ	1	1	Г	1	5	Ļ	Г	Ţ	ŗ	ì	_
¢В	ON	K,			 		ļ		Ļ.		1_		-		į				,		i	
PBI	OFF	Ŀ							-		-				-		Ť					-
PB2	OFF	R																	1		i	_
PAI	OFF	Ľ					È.		. L .		Ì.		Ż.		Ì.		Ì.		1		Ì	
P92	OFF	P							1		1		1				1		Ī		Ē	-
ØÅ.	ON	Ľ.			Ē		1		1		1		Ē		ī		1		1		Ĺ	-
HO .	ON	ß			Γ_]_		J.						J.		1	

Fig. 10 Half step mode, INH sequence

STEP	POR	1	2	3	4
PB1	OFF	OFF	ON	ON	OFF
PB2	ON	ON	OFF	OFF	ON
PA1	OFF	ON	ON	OFF	OFF
PA2	ON	OFF	OFF	ON	ON

Fig. 6-2 Sequence table

STEP	POR	1	2	3	4
PB1	OFF	ON	ON	OFF	OFF
PB2	ON	OFF	OFF	ON	ON
PA1	OFF	OFF	ON	ON	OFF
PA2	ON	ON	OFF	OFF	ON

Fig. 7-2 Sequence table

STEP	POR	1	2	3	4	5	6	7	8
PB1	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	OFF
PB2	ON	ON	ON	OFF	OFF	OFF	OFF	OFF	ON
PA1	OFF	OFF	ON	ON	ON	OFF	OFF	OFF	OFF
PA2	ON	OFF	OFF	OFF	OFF	OFF	ON	ON	ON

Fig. 8-2 Sequence table

STEP	POR	1	2	3	4	5	6	7	8
PB1	OFF	OFF	ON	ON	ON	OFF	OFF	OFF	OFF
PB2	ON	OFF	OFF	OFF	OFF	OFF	ON	ON	ON
PA1	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	OFF
PA2	ON	ON	ON	OFF	OFF	OFF	OFF	OFF	ON

Fig. 9-2 Sequence table

Application examples

• Logic input unit

The circuit handles an open state in the logic input unit as an H level input. Unused input units should be fixed at Vdd level to maximize noise resistance characteristics.

Phase output unit

The phase output unit is provided with a power sink to enable unipolar drive of stepping motor windings. The resistor connected to the common line of the winding determines the maximum motor power.

To protect output transistors from kickback power, a high-speed free wheeling diode is required. A example solution is shown in Figures 11 to 14.

•ΦA, ΦB bi-polar phase logic output

ΦA, ΦB are open collector outputs that go high when the phase output in the half step mode is set to current output off. A pull-up resistor is required to ensure appropriate power supply voltage. (5 k ohm recommended for Vcc 5 V logic).

■ I/O signal sequence in each drive mode

Timing charts for I/O signals in each drive mode are shown in Figures 6 to 10. The left side shows input and output signals after POR.

Precautions

- 1. Do not remove ICs or PCBs when power is supplied.
- 2. Note that some stepping motors may generate excessive voltages even when free wheeling diode is used.
- 3. Select a stepping motor with the required power rating to obtain the required torque.

Generally, the higher the input voltage of the stepping motor, the higher rpm it will produce. When the supply voltage is higher than stepping motor rated voltage, a current limit resistor must be used to connect the common winding to the power supply. Use the L/R time constant of the resistor to obtain optimum high-speed rpm characteristics from the stepping motor.

4. Do not use motor power supplies (without an output capacitor) with a serial diode. Nor use ground lines with common impedance with Vcc, instead make a one point ground connection using the ground terminal (pin 3) of the IC.

5. To reverse motor rotation, reverse PA and PA2 (or PB1 and PB2) stepping motor connections.

6. Drive circuit

High-performance stepping motor operation requires that the windings are energized speedily at phase turn on, and that energizing is quickly turned off at turn off.

7. Phase turnoff problems

The drive circuit may be damaged if the kickback voltage induced when the energizing of the windings is turned off (when winding current is turned off) is not adequately suppressed. Refer to the turn-off circuit described in Figures 11 to 14.

8. Using an MO output

Hazard may occur at the MO output terminal in half step mode. Check the output waveform and connect a 1,000 pF or higher ceramic capacitor between the MO terminal (pin 15) and the GND terminal (pin 3).



Fig. 11 Diode and turn off circuit



Fig. 13 Zener diode and turn off circuit



Fig. 12 Resistor and turn off circuit



Fig. 14 Power regeneration and turn off circuit

■ ELECTRICAL CHARACTERISTICS EXAMPLES



Fig. 15 Ambient temperature vs. allowable power dissipation characteristics example



Fig. 17 Logic output saturation voltage vs. output current characteristics example



Fig. 16 Phase output saturation voltage vs. output current characteristics example



Fig. 18 Allowable dissipation vs. phase output current characteristics (@ full step)

MEMO

[CAUTION] The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only be show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

New Japan Radio Co., Ltd.