Dual, High Speed, ±75V, 2.5A Ultrasound Pulser

Features

- ► HVCMOS technology for high performance
- High density integration ultrasound transmitter
- 0 to ±75V output voltage
- ▶ ±2.5A source and sink current in PW mode
- ▶ ±800mA source and sink current in CW mode
- Up to 20MHz operation frequency
- Matched delay times
- 1.2V to 5.0V CMOS logic interface
- Over temperature sensing
- Under voltage protections
- Built-in output drain bleed resistors

Applications

- Portable medical ultrasound imaging
- Piezoelectric transducer drivers
- ▶ NDT ultrasound equipment
- Pulse waveform generator


General Description

The Supertex HV746 is a dual-channel monolithic high voltage highspeed pulse generator. It is designed for portable medical ultrasound applications. This high voltage and high-speed integrated circuit can also be used for other piezoelectric, capacitive or MEMS sensor in ultrasonic nondestructive detection and sonar ranger applications.

The HV746 consists of controller logic interface circuit, level translators, MOSFET gate drives and high current power P-channel and N-channel MOSFETs as the output stage for each channel. A 2-bit mode control is provided that allows the maximum output current to be reduced for power saving.


The output stages of each channel are designed to provide peak output currents over $\pm 3.6 A$ for pulsing, when in mode 4, with up to $\pm 75 V$ swings. When in mode 1, all the output stages drop the peak current to $\pm 800 mA$ for low-voltage CW mode operation to save power consumption of the IC. The P and N type of power FETs gate drivers are supplied by two floating 9.0VDC power supplies reference to V_{PP} and V_{NN} . This direct coupling topology of the gate drivers not only saves two high voltage capacitors per channel, but also makes the PCB layout easier.

Typical Application Circuit



Ordering Information

	Package Option
	48-Lead QFN
Device	7.00x7.00mm body
	1.00mm height (max)
	0.50mm pitch
HV746	HV746K6-G






Absolute Maximum Ratings

Absolute Maximum Natings	1
Parameter	Value
V _{ss} , Power supply reference	0V
V _{LL} , Positive logic supply	-0.5V to +7.0V
$V_{\scriptscriptstyle DD}$, Positive logic and level translator supply	-0.5V to +14V
(V _{PP} -V _{PF}) Positive floating gate drive supply	-0.5V to +14V
$(V_{NF} - V_{NN})$ Negative gate floating drive supply	-0.5V to +14V
(V _{PP} -V _{NN}) Differential high voltage supply	+170V
V _{pp} , High voltage positive supply	-0.5V to +85V
$V_{_{\mathrm{NN}}}$, High voltage negative supply	+0.5V to -85V
OTP, Over Temperature Protection output	-0.5V to +7.0V
All logic input PIN _x , NIN _x and EN voltages	-0.5V to +7.0V
(V _{SUB} - V _{SS}) Substrate to V _{SS} voltage difference	+170V
(V _{PP} –TXP _X) V _{PP} to TXP _X voltage difference	+170V
(V _{SUB} - TXP _x) Substrate to TXP _x voltage difference	+170V
(TXN_x-V_{NN}) TXN_x to V_{NN} voltage difference	+170V
Operating temperature	-40°C to 125°C
Storage temperature	-65°C to 150°C
Thermal resistance, $\theta_{_{J\!A}}$	29°C/W
Thermal resistance, θ_{JC} (junction to thermal pad)	0.5°C/W
Absolute Maximum Ratings are those values beyond which dam	age to the device may

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



48-Lead QFN (K6) (top view)

Package Marking



L = Lot Number
YY = Year Sealed
WW = Week Sealed
A = Assembler ID
C = Country of Origin
____ = "Green" Packaging

Package may or may not include the following marks: Si or

48-Lead QFN (K6)

Power-Up Sequence

Step	Description
1	V _{SUB}
2	V _{LL} with logic signal low
3	V_{DD}
4	$(V_{pp} - V_{pf})$ and $(V_{Nf} - V_{NN})$
5	$V_{_{\mathrm{PP}}}$ and $V_{_{\mathrm{NN}}}$
6	Logic control signals go to hi

Power-Down Sequence

Step	Description							
1	Logic control signals go to low							
2	$V_{_{PP}}$ and $V_{_{NN}}$							
3	$(V_{PP} - V_{PF})$ and $(V_{NF} - V_{NN})$							
4	$V_{_{ m DD}}$							
5	V_{LL}							
6	V_{SUB}							

Operating Supply Voltages and Current (2 Channel Active) (Operating conditions, unless otherwise specified, V_{SS} = 0V, V_{LL} = +3.3V, V_{DD} = +9.0V, V_{PP} - V_{PF} = +9.0V, V_{NN} - V_{NF} = -9.0V, V_{PP} = +75V, V_{NN} = -75V, V_{NN}

Sym	Parameter	Min	Тур	Max	Units	Conditions	
V _{LL}	Logic voltage reference	1.2	1.8 to 3.3	5.0	V		
V _{DD}	Internal voltage supply	8.0	9.0	12	V		
V _{PF}	P-FET gate driver supply	(V _{PP} -12)	(V _{PP} -9.0)	(V _{PP} -8.0)	V	Floating driver voltage	
V_{NF}	N-FET gate drive supply	(V _{NN} +8.0)	(V _{NN} +9.0)	(V _{NN} +12)	V	supplies.	
V _{SUB}	IC substrate voltage	V _{DD}	V _{PP}	+75	V	Must connect to the most positive potential of the IC.	
V _{PP}	Positive HV supply	0	-	+75	V		
V _{NN}	Negative HV supply	-75	-	0	V		
SR _{MAX}	Slew rate limit of V _{PP} , V _{NN}	-	-	25	V/µs	Built-in slew rate detection protection.	
I _{LL}	V _{LL} Current EN = Low	-	35	120	μA		
I _{DDQ}	V _{DD} Current EN = Low	-	15	-	μA		
I _{DDEN}	V _{DD} Current EN = High	-	0.75	2.0	mA	f = 0MHz	
I _{DDEN}	V _{DD} Current MODE = 4	-	0.75	-	mA	f = 5.0MHz, continuous,	
DDENCW	V _{DD} Current MODE = 1	-	2.0	-	InA	no loads	
l _{PPQ}	V _{PP} Current EN = Low	-	10	25	μA		
I _{PPEN}	V _{PP} Current MODE = 4	- ^	250	_	m 1	f = 5.0MHz, continuous,	
I _{PPENCW}	V _{PP} Current MODE = 1	-	170	-	mA	no loads	
I _{NNQ}	V _{NN} Current EN = Low	-	15	30	μA		
I _{NNEN}	V _{NN} Current MODE = 4	-	250	-	A	f = 5.0MHz, continuous,	
INNENCW	V _{NN} Current MODE = 1	-	170	-	mA	no loads	
I _{PFQ}	V _{PF} Current EN = Low	/	10	25	μA		
I _{PFEN}	V _{PF} Current MODE = 4	-	50	-	mΛ	f = 5.0MHz, continuous,	
I _{PFENCW}	V _{PF} Current MODE = 1	-	12	-	mA	no loads	
I _{NFQ}	V _{NF} Current EN = Low	-	20	30	μA		
I _{NFEN}	V _{NF} Current MODE = 4	-	25	-	m ^	f = 5.0MHz, continuous,	
INFENCW	V _{NF} Current MODE = 1	-	12	-	mA	no loads	

Under Voltage and Over Temperature Protection

Shaci voltage and over remperature i roteotion									
Sym	Parameter	Min	Тур	Max	Units	Conditions			
V_{PULL_UP}	Open drain pull-up voltage	-	-	5.0	V				
V_{UVDD}	V _{DD} threshold	3.5	-	6.5	V				
V _{UVLL}	V _{LL} threshold	0.7	-	1.0	V				
V _{UVVF}	V _{PF} , V _{NF} threshold	3.5	-	6.5	V				
V _{OL_OTP}	OTP flag output low voltage	-	-	1.0	V	V_{LL} = 3.3V, OTP = Active, $I_{PULL-UP}$ = 1.0mA			
I _{OTP}	Max. open drain output current	-	1.0	-	mA	V_{LL} = 3.3V, OTP = Active, $I_{PULL-UP}$ = 1.0mA			
T _{OTP}	Over temperature threshold	95	110	125	°C	If over temperature occurs, OTP			
T _{HYS}	OTP output reset hysteresis	-	7.0	-	°C	low and all TX outputs will be HiZ.			

 $\begin{array}{l} \textbf{DC Electrical Characteristics} \\ \textbf{(Operating conditions, unless otherwise specified, $V_{\rm SS}$= 0V, $V_{\rm LL}$= +3.3V, $V_{\rm DD}$= +9.0V, $V_{\rm PP}$-$V_{\rm PF}$= +9.0V, $V_{\rm NN}$^{-}$V_{\rm NF}$= -9.0V, $V_{\rm PP}$= +75V, $V_{\rm NN}$= -75V, $T_{\rm A}$= 25°C) \\ \end{array}$

Output P-Channel MOSFET, TXP (Mode 4)

Sym	Parameter	Min	Тур	Max	Units	Conditions
I _{OUT}	Output saturation current	2.5	3.6	-	Α	
R _{on}	Channel resistance	-	4.0	-	Ω	I _{SD} = 100mA
C _{oss}	Output capacitance	-	200*	-	pF	V _{DS} = 25V, f = 1.0MHz

Output N-Channel MOSFET, TXN (Mode 4)

Sym	Parameter	Min	Тур	Max	Units	Conditions
l _{out}	Output saturation current	2.5	3.6	-	Α	
R _{on}	Channel resistance	-	3.75	-	Ω	I _{SD} = 100mA
C _{oss}	Output capacitance	-	80*	-	pF	V _{DS} = 25V, f = 1.0MHz

MOSFET Drain Bleed Resistor

Sym	Parameter	Min	Тур	Max	Units	Conditions
R _{P/N1~4}	Output bleed resistance	5.0	7.5	15	kΩ	
P _{RO}	Bleed resistors power limit	-	-	80	mW	

Logic Inputs

Sym	Parameter		Min			Тур		Max	Units	Conditions
V _{IH}	Input logic high voltage	(V	_{LL} -0.4	.)		-	1	V _{LL}	V	
V _{IL}	Input logic low voltage		0	\blacksquare		-		0.4	V	
I _{IH}	Input logic high current		-		7	->		10	μΑ	
I _{IL}	Input logic low current		-10			_		-	μΑ	
C _{IN}	Input logic capacitance		-			-		10*	pF	


AC Electrical Characteristics

(Operating conditions, unless otherwise specified, V_{SS} = 0V, V_{LL} = +3.3V, V_{DD} = +9.0V, V_{PP} - V_{PF} = +9.0V, V_{NN} - V_{NF} = -9.0V, V_{NN} = -75V, V_{NN}

Sym	Parameter	Min	Тур	Max	Units	Conditions
t _r	Output rise time	-	18	-	ns	220nF//2 FkO load
t _f	Output fall time	-	18	-	ns	330pF//2.5kΩ load
f _{out}	Output frequency range	-	-	20	MHz	
HD2	Second harmonic distortion	-	-28*	-	dB	100Ω resistor load
t _{EN}	Enable time	-	180	500	μs	10012 Tesistor Idad
t _{DIS}	Disable time	-	2.8	10	μs	
t _{dr}	Delay time on inputs rise	-	18	-	ns	2.0Ω resistor load
t _{df}	Delay time on inputs fall	-	18	-	ns	(see timing diagram)
$\Delta t_{ ext{delay}}$	Delay time matching	-	±2.0	-	ns	P to N, channel to channel
t _{dm}	Delay on mode change	-	2.5	10	μs	100Ω resistor load
t _J	Delay jitter on rise or fall	-	15*	-	ps	V_{pp}/V_{NN} = +/-25V, input t _r 50% to HV _{OUT} t _r or t _r 50%, with 330pF//2.5kΩ load

^{*} Guaranteed by design.

Switch AC Test Timing Diagram



Truth Table (Mode = X)

	Logic Inputs	Output			
EN	PIN _x	NIN _x	TXP _x	TXN _x	
1	0	0	OFF	OFF	
1	1	0	ON	OFF	
1	0	1	OFF	ON	
1	1	1	ON [†]	ON [†]	
0	X	X	OFF	OFF	

[†] Not allowed, may damage IC.

Drive Mode Control Table

Mode	MC1	MC0	l _{sc} (A)	R _{ON P} (Ω)	R _{ON N} (Ω)	
1	0	0	0.82	18	17	
2	0	1	1.16	13	12	
3	1	0	1,94	7.5	7.0	
4	1	1	3.6	4.0	3.8	

Notes:

- 1. $V_{PP}/V_{NN} = +/-75V$, $V_{DD} = (V_{PP} V_{PP}) = (V_{NF} V_{NN}) = +9.0V$ 2. I_{SC} is current into 1.0 Ω to GND 3. R_{ON} calculated from V_{OUT} into 100 Ω load

Pin Descriptions


This Descriptions								
Name	Function							
VDD	Positive internal voltage supply (+9.0V).							
VSS	Power supply return (0V).							
PIN1	Input logic control of high voltage output P-FET of channel 1, Hi = ON, Low = OFF.							
NIN1	Input logic control of high voltage output N-FET of channel 1, Hi = ON, Low = OFF.							
N/C	Not Connected							
PIN2	Input logic control of high voltage output P-FET of channel 2, Hi = ON, Low = OFF.							
NIN2	Input logic control of high voltage output N-FET of channel 2, Hi = ON, Low = OFF.							
VSS	Power supply return (0V).							
VDD	Positive internal voltage supply (+9.0V).							
OTP	Over temperature protection output, open N-FET drain, active low if IC temperature >110°C.							
	Name VDD VSS PIN1 NIN1 N/C PIN2 NIN2 VSS VDD							

Pin Descriptions (cont.)

Pin#	Name	Function							
14	MC1	Outrout gurrent made central pine coe Drive Made Control Table							
15	MC0	Output current mode control pins, see Drive Mode Control Table.							
16	VSUB	Substrate of the IC, All VSUB pins must connect to the most positive potential of the IC externally.							
17	VPF	P-FET gate driver floating power supply, $(V_{PP} - V_{PF}) = +9.0V$.							
18,19, 20	VPP	Positive high voltage power supply (+75V).							
21, 22, 23	VNN	Negative high voltage power supply (-75V).							
24	VNF	N-FET gate driver floating power supply, $(V_{NF} - V_{NN}) = +9.0V$.							
25	VSUB	Substrate of the IC, all VSUB pins must connect to the most positive potential of the IC externally.							
26	RGND	Bleed resistors common return ground.							
27	TXN2	Output N EET drain (open drain output) for channel 2							
28	IANZ	Output N-FET drain (open drain output) for channel 2.							
29	TXP2	Output P-FET drain (open drain output) for channel 2.							
30	IXIZ	output 1 -1 E1 drain (open drain output) for charmer 2.							
31	TXN1	Output N-FET drain (open drain output) for channel 1.							
32	12111								
33	TXP1	Output P-FET drain (open drain output) for channel 1.							
34	17(1)	Sutput 1 -1 L1 drain (open drain output) for channel 1.							
35	RGND	Bleed resistors common return ground.							
36	VSUB	Substrate of the IC, all VSUB pins must connect to the most positive potential of the IC externally.							
37	N-FET gate driver floating power supply, $(V_{NF} - V_{NN}) = +9.0V$.								
38, 39, 40	39, 40 VNN Negative high voltage power supply (-75V).								
41, 42, 43	VPP	Positive high voltage power supply (+75V).							
44	VPF	P-FET gate driver floating power supply, $(V_{pp} - V_{pf}) = +9.0V$.							
45	VSUB	Substrate of the IC, all VSUB pins must connect to the most positive potential of the IC externally.							
46	EN	Chip power enable Hi = ON, Low = OFF.							
47	GREF	Logic low reference, logic ground (0V).							
48	VLL	Logic Hi voltage reference input (+3.3V).							
Therma (VSU		Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally.							

48-Lead QFN Package Outline (K6)

7.00x7.00mm body, 1.00mm height (max), 0.50mm pitch



Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

Symbo	ol	Α	A 1	А3	b	D	D2	E	E2	е	L	L1	θ
Dimension (mm)	MIN	0.80	0.00	0.20 REF	0.18	6.85*	1.25	6.85*	1.25	0.50 BSC	0.30†	0.00	0 °
	NOM	0.90	0.02		0.25	7.00	-	7.00	-		0.40^{t}	-	-
	MAX	1.00	0.05		0.30	7.15*	5.45	7.15*	5.45		0.50 [†]	0.15	14°

JEDEC Registration MO-220, Variation VKKD-6, Issue K, June 2006.

Drawings are not to scale.

Supertex Doc.#: DSPD-48QFNK67X7P050, Version C041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2010 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.