



Dual P-Channel 1.8-V (G-S) MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	$r_{DS(on)}(\Omega)$	I _D (A)	Q _g (Typ)		
-20	0.110 @ V _{GS} = -4.5 V	-3.6			
	0.160 @ V _{GS} = -2.5 V	-3.0	5.1		
	0.240 @ V _{GS} = -1.8 V	-2.4			

FEATURES









Available

1206-8 ChipFET®





Ordering Information: Si5933DC-T1

Si5933DC-T1—E3 (Lead (Pb)-Free)

Lot Traceability

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C UNLESS OTHERWISE NOTED)					
Parameter		Symbol	5 secs	Steady State	Unit
Drain-Source Voltage		V _{DS}	-20		.,
Gate-Source Voltage		V _{GS}	±8		V
Continuous Drain Current (T _{.1} = 150°C) ^a	T _A = 25°C		-3.6	-2.7	
Continuous Diam Current (1) = 150 C)	T _A = 85°C	- I _D	-2.6	-1.9	Α
Pulsed Drain Current		I _{DM}	-10		^
Continuous Source Current (Diode Conduction) ^a		I _S	-1.8	-0.9	
Maximum Power Dissipation ^a	T _A = 25°C		2.1	1.1	W
	T _A = 85°C	- P _D	1.1	0.6	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150		°C
Soldering Recommendations (Peak Temperature)b, c				260	.0

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
	t ≤ 5 sec	R _{thJA}	50	60		
Maximum Junction-to-Ambient ^a	Steady State		90	110	°C/W	
Maximum Junction-to-Foot (Drain)	Steady State	R _{thJF}	30	40		

- Surface Mounted on 1" x 1" FR4 Board.
- See Reliability Manual for profile. The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder intercon-
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

Vishay Siliconix




Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
i didilietei	Oyillboi	rest condition	141111	ıyρ	IVIAA	Oiiii	
Static							
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.45		-1.0	V	
Gate-Body Leakage	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±8 V			±100	nA	
Zero Gate Voltage Drain Current		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$			-1	T	
	I _{DSS}	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 85^{\circ}\text{C}$			-5	μA	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \leqslant -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-10			Α	
		$V_{GS} = -4.5 \text{ V}, I_D = -2.7 \text{ A}$		0.095	0.110	Ω	
Drain-Source On-State Resistance ^a	r _{DS(on)}	$V_{GS} = -2.5 \text{ V}, I_D = -2.2 \text{ A}$		0.137	0.160		
		$V_{GS} = -1.8 \text{ V}, I_D = -1 \text{ A}$		0.205	0.240		
Forward Transconductance ^a	9fs	V _{DS} = -10 V, I _D = -2.7 A		7		S	
Diode Forward Voltage ^a	V _{SD}	$I_S = -0.9 \text{ A}, V_{GS} = 0 \text{ V}$		-0.8	-1.2	V	
Dynamic ^b							
Total Gate Charge	Qg			5.1	7.7	nC	
Gate-Source Charge	Q _{gs}	V_{DS} = -10 V, V_{GS} = -4.5 V, I_D = -2.7 A		1.2			
Gate-Drain Charge	Q _{gd}			1.0			
Turn-On Delay Time	t _{d(on)}			16	25		
Rise Time	t _r	$V_{DD} = -10 \text{ V. R}_1 = 10 \Omega$		30	45	ns	
Turn-Off Delay Time	t _{d(off)}	V_{DD} = -10 V, R_L = 10 Ω $I_D \cong -1$ A, V_{GEN} = -4.5 V, R_G = 6 Ω		30	45		
Fall Time	t _f			27	40		
Source-Drain Reverse Recovery Time	t _{rr}	$I_F = -0.9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		20	40	1	


Notes

- Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%.
- Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)















TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)











V_{DS} - Drain-to-Source Voltage (V)








Vishay Siliconix




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)









Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?71238.

Legal Disclaimer Notice



Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

Document Number: 91000 www.vishay.com
Revision: 08-Apr-05 1