

74HC4024

7-stage binary ripple counter

Product data sheet

1. General description

The 74HC4024 is a high-speed Si-gate CMOS device and is pin compatible with the 4024 of the 4000B series. The 74HC4024 is specified in compliance with JEDEC standard no. 7A.

The 74HC4024 is a 7-stage binary ripple counter with a clock input (\overline{CP}), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6).

The counter advances on the HIGH-to-LOW transition of \overline{CP} .

A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of \overline{CP} .

Each counter stage is a static toggle flip-flop.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

2. Features

- Low-power dissipation
- Complies with JEDEC standard no. 7A
- ESD protection:
 - ◆ HBM EIA/JESD22-A114-B exceeds 2000 V
 - ◆ MM EIA/JESD22-A115-A exceeds 200 V.
- Multiple package options
- Specified from -40°C to $+80^{\circ}\text{C}$ and from -40°C to $+125^{\circ}\text{C}$.

3. Applications

- Frequency dividing circuits
- Time delay circuits.

PHILIPS

4. Quick reference data

Table 1: Quick reference data*GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns.*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t _{PHL} , t _{PLH}	propagation delay CP to Q0	C _L = 15 pF; V _{CC} = 5 V	-	14	-	ns
f _{max}	maximum clock frequency	C _L = 15 pF; V _{CC} = 5 V	-	90	-	MHz
C _I	input capacitance		-	3.5	-	pF
C _{PD}	power dissipation capacitance	V _I = GND to V _{CC}	[1]	-	25	pF

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

5. Ordering information

Table 2: Ordering information

Type number	Package				Version
	Temperature range	Name	Description		
74HC4024N	−40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)		SOT27-1
74HC4024D	−40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm		SOT108-1
74HC4024DB	−40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm		SOT337-1
74HC4024PW	−40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm		SOT402-1

8. Functional description

8.1 Function table

Table 4: Function table [1]

Input		Output
MR	CP	Qn
H	X	L
L	↑	no change
	↓	count

[1] H = HIGH voltage level;
 L = LOW voltage level;
 X = don't care;
 ↑ = LOW-to-HIGH clock transition;
 ↓ = HIGH-to-LOW clock transition.

9. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input diode current	V _I < -0.5 V or V _I > V _{CC} + 0.5 V	-	±20	mA
I _{OK}	output diode current	V _O < -0.5 V or V _O > V _{CC} + 0.5 V	-	±20	mA
I _O	output source or sink current	V _O = -0.5 V to V _{CC} + 0.5 V	-	±25	mA
I _{CC} , I _{GND}	V _{CC} or GND current		-	±50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation				
	DIP14 package	[1]	-	750	mW
	SO14, SSOP14 and TSSOP14 packages	[2]	-	500	mW

[1] Above 70 °C: P_{tot} derates linearly with 12 mW/K.

[2] Above 70 °C: P_{tot} derates linearly with 8 mW/K.

10. Recommended operating conditions

Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		2.0	5.0	6.0	V
V_I	input voltage		0	-	V_{CC}	V
V_O	output voltage		0	-	V_{CC}	V
t_r, t_f	input rise and fall times except \overline{CP}	$V_{CC} = 2.0$ V	-	-	1000	ns
		$V_{CC} = 4.5$ V	-	6.0	500	ns
		$V_{CC} = 6.0$ V	-	-	400	ns
T_{amb}	ambient temperature		-40	-	+125	°C

11. Static characteristics

Table 7: Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{amb} = 25$ °C						
V_{IH}	HIGH-level input voltage	$V_{CC} = 2.0$ V	1.5	1.2	-	V
		$V_{CC} = 4.5$ V	3.15	2.4	-	V
		$V_{CC} = 6.0$ V	4.2	3.2	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 2.0$ V	-	0.8	0.5	V
		$V_{CC} = 4.5$ V	-	2.1	1.35	V
		$V_{CC} = 6.0$ V	-	2.8	1.8	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = -20 \mu A; V_{CC} = 2.0$ V	1.9	2.0	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5$ V	4.4	4.5	-	V
		$I_O = -20 \mu A; V_{CC} = 6.0$ V	5.9	6.0	-	V
		$I_O = -4 mA; V_{CC} = 4.5$ V	3.98	4.32	-	V
V_{OL}	LOW-level output voltage	$I_O = -5.2 mA; V_{CC} = 6.0$ V	5.48	5.81	-	V
		$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0$ V	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5$ V	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0$ V	-	0	0.1	V
		$I_O = 4 mA; V_{CC} = 4.5$ V	-	0.15	0.26	V
I_{LI}	input leakage current	$I_O = 5.2 mA; V_{CC} = 6.0$ V	-	0.16	0.26	V
		$V_I = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	± 0.1	μA
I_{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0 A; V_{CC} = 6.0$ V	-	-	8.0	μA
C_I	input capacitance		-	3.5	-	pF
$T_{amb} = -40$ °C to +85 °C						
V_{IH}	HIGH-level input voltage	$V_{CC} = 2.0$ V	1.5	-	-	V
		$V_{CC} = 4.5$ V	3.15	-	-	V
		$V_{CC} = 6.0$ V	4.2	-	-	V

Table 7: Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -20 µA; V _{CC} = 2.0 V	1.9	-	-	V
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	-	-	V
		I _O = -20 µA; V _{CC} = 6.0 V	5.9	-	-	V
		I _O = -4 mA; V _{CC} = 4.5 V	3.84	-	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.34	-	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 µA; V _{CC} = 2.0 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	-	-	0.1	V
		I _O = 4 mA; V _{CC} = 4.5 V	-	-	0.33	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	-	0.33	V
I _{LI}	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±1.0	µA
I _{CC}	quiescent supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	-	-	80	µA
T_{amb} = -40 °C to +125 °C						
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -20 µA; V _{CC} = 2.0 V	1.9	-	-	V
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	-	-	V
		I _O = -20 µA; V _{CC} = 6.0 V	5.9	-	-	V
		I _O = -4 mA; V _{CC} = 4.5 V	3.7	-	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.2	-	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 µA; V _{CC} = 2.0 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	-	-	0.1	V
		I _O = 4 mA; V _{CC} = 4.5 V	-	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	-	0.4	V
I _{LI}	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±1.0	µA
I _{CC}	quiescent supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	-	-	160	µA

12. Dynamic characteristics

Table 8: Dynamic characteristics*GND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$; see [Figure 7](#).*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{\text{amb}} = 25^\circ\text{C}$						
t_{PHL} , t_{PLH}	propagation delay $\overline{\text{CP}}$ to Q0	see Figure 6 $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$ $V_{\text{CC}} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	47	175	ns
	propagation delay Qn to Qn+1	see Figure 6 $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	-	17	35	ns
			-	14	30	ns
			-	14	-	ns
t_{PHL}	propagation delay MR to Q0	see Figure 6 $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	-	63	200	ns
			-	23	40	ns
			-	18	34	ns
$t_{\text{THL}}, t_{\text{TLH}}$	output transition time	see Figure 6 $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	-	19	75	ns
			-	7	15	ns
			-	6	13	ns
t_w	$\overline{\text{CP}}$ clock pulse width HIGH or LOW	see Figure 6 $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	80	17	-	ns
	MR master reset pulse width HIGH	see Figure 6 $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	16	6	-	ns
			14	5	-	ns
t_{rem}	removal time MR to $\overline{\text{CP}}$	see Figure 6 $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	50	6	-	ns
			10	2	-	ns
			9	2	-	ns
f_{max}	maximum clock frequency	see Figure 6 $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$ $V_{\text{CC}} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	6.0	27	-	MHz
			30	82	-	MHz
			35	98	-	MHz
			-	90	-	MHz
C_{PD}	power dissipation capacitance	$V_I = \text{GND}$ to V_{CC}	[1]	-	25	pF

Table 8: Dynamic characteristics ...continued
 $GND = 0 \text{ V}$; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$; see [Figure 7](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = -40 °C to +85 °C						
t_{PHL}, t_{PLH}	propagation delay \bar{CP} to Q0	see Figure 6				
		V _{CC} = 2.0 V	-	-	220	ns
		V _{CC} = 4.5 V	-	-	44	ns
		V _{CC} = 6.0 V	-	-	37	ns
	propagation delay Qn to Qn+1	see Figure 6				
		V _{CC} = 2.0 V	-	-	100	ns
		V _{CC} = 4.5 V	-	-	20	ns
		V _{CC} = 6.0 V	-	-	17	ns
t_{PHL}	propagation delay MR to Q0	see Figure 6				
		V _{CC} = 2.0 V	-	-	250	ns
		V _{CC} = 4.5 V	-	-	50	ns
		V _{CC} = 6.0 V	-	-	43	ns
t_{THL}, t_{TLH}	output transition time	see Figure 6				
		V _{CC} = 2.0 V	-	-	95	ns
		V _{CC} = 4.5 V	-	-	19	ns
		V _{CC} = 6.0 V	-	-	16	ns
t_W	\bar{CP} clock pulse width HIGH or LOW	see Figure 6				
		V _{CC} = 2.0 V	100	-	-	ns
		V _{CC} = 4.5 V	20	-	-	ns
		V _{CC} = 6.0 V	17	-	-	ns
	MR master reset pulse width HIGH	see Figure 6				
		V _{CC} = 2.0 V	100	-	-	ns
		V _{CC} = 4.5 V	20	-	-	ns
		V _{CC} = 6.0 V	17	-	-	ns
t_{rem}	removal time MR to \bar{CP}	see Figure 6				
		V _{CC} = 2.0 V	65	-	-	ns
		V _{CC} = 4.5 V	13	-	-	ns
		V _{CC} = 6.0 V	11	-	-	ns
f_{max}	maximum clock frequency	see Figure 6				
		V _{CC} = 2.0 V	4.8	-	-	MHz
		V _{CC} = 4.5 V	24	-	-	MHz
		V _{CC} = 6.0 V	28	-	-	MHz

Table 8: Dynamic characteristics ...continued
 $GND = 0 \text{ V}$; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$; see [Figure 7](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = -40 °C to +125 °C						
t_{PHL}, t_{PLH}	propagation delay \bar{CP} to Q0	see Figure 6				
		$V_{CC} = 2.0 \text{ V}$	-	-	265	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	53	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	45	ns
	propagation delay Qn to Qn+1	see Figure 6				
		$V_{CC} = 2.0 \text{ V}$	-	-	120	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	24	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	20	ns
t_{PHL}	propagation delay MR to Q0	see Figure 6				
		$V_{CC} = 2.0 \text{ V}$	-	-	300	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	60	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	51	ns
t_{THL}, t_{TLH}	output transition time	see Figure 6				
		$V_{CC} = 2.0 \text{ V}$	-	-	110	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	22	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	19	ns
t_w	\bar{CP} clock pulse width HIGH or LOW	see Figure 6				
		$V_{CC} = 2.0 \text{ V}$	120	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	24	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	20	-	-	ns
	MR master reset pulse width HIGH	see Figure 6				
		$V_{CC} = 2.0 \text{ V}$	120	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	24	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	20	-	-	ns
t_{rem}	removal time MR to \bar{CP}	see Figure 6				
		$V_{CC} = 2.0 \text{ V}$	75	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	15	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	13	-	-	ns
f_{max}	maximum clock frequency	see Figure 6				
		$V_{CC} = 2.0 \text{ V}$	4.0	-	-	MHz
		$V_{CC} = 4.5 \text{ V}$	20	-	-	MHz
		$V_{CC} = 6.0 \text{ V}$	24	-	-	MHz

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;


N = number of inputs switching;

$\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

14. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.02	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	
	IEC	JEDEC	JEITA			
SOT27-1	050G04	MO-001	SC-501-14			

Fig 8. Package outline SOT27-1 (DIP14)

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1

**DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.75 0.10	0.25 0.125	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069 0.004	0.010 0.049	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	
	IEC	JEDEC	JEITA			
SOT108-1	076E06	MS-012				

Fig 9. Package outline SOT108-1 (SO14)