

PIC18F45J10 Family Data Sheet

28/40/44-Pin High-Performance, RISC Microcontrollers with nanoWatt Technology

Preliminary

© 2006 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



PIC18F45J10 FAMILY

28/40/44-Pin High-Performance, RISC Microcontrollers with nanoWatt Technology

Special Microcontroller Features:

- Operating voltage range: 2.0V to 3.6V
- 5.5V tolerant input (digital pins only)
- On-chip 2.5V regulator
- Low-power, high-speed CMOS Flash technology
- C compiler optimized architecture:
 - Optional extended instruction set designed to optimize re-entrant code
- Priority levels for interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 131s
- Single-Supply In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) with three Break points via two pins
- Power-Managed modes:
 - Run: CPU on, peripherals on
 - Idle: CPU off, peripherals on
 - Sleep: CPU off, peripherals off

Flexible Oscillator Structure:


- Two Crystal modes, up to 40 MHz
- Two External Clock modes, up to 40 MHz
- Internal 31 kHz oscillator
- Secondary oscillator using Timer1 @ 32 kHz
- Two-Speed Oscillator Start-up
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if peripheral clock stops

Peripheral Highlights:


- High-current sink/source 25 mA/25 mA (PORTB and PORTC)
- Three programmable external interrupts
- · Four input change interrupts
- One Capture/Compare/PWM (CCP) module
- One Enhanced Capture/Compare/PWM (ECCP) module:
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-Shutdown and Auto-Restart
- Two Master Synchronous Serial Port (MSSP) modules supporting 3-wire SPI[™] (all 4 modes) and I²C[™] Master and Slave modes
- One Enhanced Addressable USART module:
 - Supports RS-485, RS-232 and LIN 1.2
 - Auto-Wake-up on Start bit
 - Auto-Baud Detect
- 10-bit, up to 13-channel Analog-to-Digital Converter module (A/D):
 - Auto-acquisition capability
 - Conversion available during Sleep
 - Self-calibration feature
- · Dual analog comparators with input multiplexing

	Prog	ram Memory						MSSI	2	F	ors	
Device	Flash (bytes)	# Single-Word Instructions	SRAM Data Memory (bytes)	I/O	10-bit A/D (ch)	CCP/ ECCP (PWM)		SPI™	Master I ² C™	EUSAR	Comparato	Timers 8/16-bit
PIC18F24J10	16K	8192	1024	21	10	2/0	1	Y	Y	1	2	1/2
PIC18F25J10	32K	16384	1024	21	10	2/0	1	Y	Y	1	2	1/2
PIC18F44J10	16K	8192	1024	32	13	1/1	2	Y	Y	1	2	1/2
PIC18F45J10	32K	16384	1024	32	13	1/1	2	Y	Y	1	2	1/2

Pin Diagrams



Pin Diagrams (Continued)



Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	23
3.0	Power-Managed Modes	31
4.0	Reset	37
5.0	Memory Organization	47
6.0	Flash Program Memory	67
7.0	8 x 8 Hardware Multiplier	77
8.0	Interrupts	79
9.0	I/O Ports	93
10.0	Timer0 Module	. 111
11.0	Timer1 Module	. 115
12.0	Timer2 Module	
13.0	Capture/Compare/PWM (CCP) Modules	
14.0	Enhanced Capture/Compare/PWM (ECCP) Module	
15.0	Master Synchronous Serial Port (MSSP) Module	
16.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
17.0	10-Bit Analog-to-Digital Converter (A/D) Module	. 209
18.0	Comparator Module	
19.0	Comparator Voltage Reference Module	
20.0	Special Features of the CPU	. 229
21.0	Instruction Set Summary	. 241
22.0	Development Support	
23.0	Electrical Characteristics	. 295
24.0	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
	ndix A: Revision History	
	ndix B: Migration Between High-End Device Families	
	/icrochip Web Site	
Custo	omer Change Notification Service	. 353
	omer Support	
	er Response	
PIC1	8F45J10 family Product Identification System	. 355

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F24J10 PIC18LF24J10
- PIC18F25J10 PIC18LF25J10
- PIC18F44J10 PIC18LF44J10
- PIC18F45J10 PIC18LF45J10

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price. The PIC18F45J10 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F45J10 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-fly Mode Switching:** The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 23.0 "Electrical Characteristics" for values.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F45J10 family offer three different oscillator options. These include:

- One Crystal mode, using crystals or ceramic resonators
- One External Clock mode
- INTRC source (approximately 31 kHz)

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.2 Other Special Features

- **Communications:** The PIC18F45J10 family incorporates a range of serial communication peripherals, including 1 independent Enhanced USART and 2 Master SSP modules capable of both SPI and I²C (Master and Slave) modes of operation. Also, one of the general purpose I/O ports can be reconfigured as an 8-bit Parallel Slave Port for direct processor-to-processor communications.
- **Self-programmability:** These devices can write to their own program memory spaces under internal software control. By using a bootloader routine, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18F45J10 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include Auto-Shutdown, for disabling PWM outputs on interrupt or other select conditions and Auto-Restart, to reactivate outputs once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution.
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 23.0 "Electrical Characteristics" for time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18F45J10 family are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- Flash program memory (16 Kbytes for PIC18F24J10/44J10 devices and 32 Kbytes for PIC18F25J10/45J10).
- 2. A/D channels (10 for 28-pin devices, 13 for 40/44-pin devices).
- 3. I/O ports (3 bidirectional ports on 28-pin devices, 5 bidirectional ports on 40/44-pin devices).
- CCP and Enhanced CCP implementation (28-pin devices have 2 standard CCP modules, 40/44-pin devices have one standard CCP module and one ECCP module).
- 5. Parallel Slave Port (present only on 40/44-pin devices).
- 6. One MSSP module for PIC18F24J10/25J10 devices and 2 MSSP modules for PIC18F44J10/45J10 devices
- Parts designated with an "F" part number (i.e., PIC18F25J10) have a minimum VDD of 2.8 volts, whereas parts designated with an "LF" part number (i.e., PIC18LF25J10) can operate between 2.0-3.6 volts on VDD; however, VDDCORE should never exceed VDD.

All other features for devices in this family are identical. These are summarized in Table 1-1.


The pinouts for all devices are listed in Table 1-2 and Table 1-3.


The PIC18F45J10 family of devices provides an on-chip voltage regulator to supply the correct voltage levels to the core. Parts designated with an "F" part number (such as PIC18F25J10) have the voltage regulator enabled. These parts can run from 2.7-3.6 volts on VDD but should have the VDDCORE pin connected to VSs through a low-ESR capacitor. Parts designated with an "LF" part number (such as PIC18LF24J10) do not enable the voltage regulator. An external supply of 2.0-2.7 Volts has to be supplied to the VDDCORE pin while 2.0-3.6 Volts can be supplied to VDD (VDDCORE pin while 2.0-3.6 Volts can be supplied to VDD (VDDCORE should never exceed VDD). See Section 20.3 "On-Chip Voltage Regulator" for more details about the internal voltage regulator.

Features	PIC18F24J10	PIC18F25J10	PIC18F44J10	PIC18F45J10
Operating Frequency	DC – 40 MHz			
Program Memory (Bytes)	16384	32768	16384	32768
Program Memory (Instructions)	8192	16384	8192	16384
Data Memory (Bytes)	768	1536	768	1536
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	3	3	3	3
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/Compare/PWM Modules	0	0	1	1
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART
Parallel Communications (PSP)	No	No	Yes	Yes
10-bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels
Resets (and Delays)	POR, BOR ⁽¹⁾ , RESET Instruction, Stack Full, Stack Underflow (PWRT, <u>OS</u> T), MCLR, WDT	POR, BOR ⁽¹⁾ , RESET Instruction, Stack Full, Stack Underflow (PWRT, <u>OS</u> T), MCLR, WDT	POR, BOR ⁽¹⁾ , RESET Instruction, Stack Full, Stack Underflow (PWRT, <u>OS</u> T), MCLR, WDT	POR, BOR ⁽¹⁾ , RESET Instruction, Stack Full, Stack Underflow (PWRT, <u>OS</u> T), MCLR, WDT
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions; 83 with Extended Instruction Set enabled			
Packages	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	40-pin PDIP 44-pin QFN 44-pin TQFP

TABLE 1-1: DEVICE FEATURES

Note 1: BOR is not available in PIC18LF2XJ10/4XJ10 devices.








TABLE 1-2: PIC18F24J10/25J10 PINOUT I/O DESCRIPTIONS

	Pin Nu	ımber			
Pin Name	SPDIP, SOIC, SSOP	QFN	Pin Type	Buffer Type	Description
MCLR MCLR	1	26	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
OSC1/CLKI OSC1 CLKI	9	6		 CMOS	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. External clock source input. Always associated with pin function OSC1. See related OSC2/CLKO pins.
OSC2/CLKO OSC2 CLKO	10	7	0 0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In EC mode, OSC2 pin outputs CLKO which has 1/4 the
Legend: TTL = TTL co	ompatible	e input			frequency of OSC1 and denotes the instruction cycle rate. CMOS = CMOS compatible input or output

L

= Input

O = Output P = Power

ST = Schmitt Trigger input with CMOS levels

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

	Pin Nu	mber				
Pin Name	Pin Name SPDIP, Pin Buffer SOIC, QFN Type Type SSOP			Description		
					PORTA is a bidirectional I/O port.	
RA0/AN0	2	27				
RA0			I/O	TTL	Digital I/O.	
AN0			I	Analog	Analog input 0.	
RA1/AN1	3	28				
RA1			I/O	TTL	Digital I/O.	
AN1			I	Analog	•	
RA2/AN2/VREF-/CVREF	4	1				
RA2			I/O	TTL	Digital I/O.	
AN2			1	Analog	0	
Vref-			I	Analog		
CVREF			0	Analog	- · · ·	
RA3/AN3/VREF+	5	2				
RA3			I/O	TTL	Digital I/O.	
AN3			1	Analog		
VREF+			I	Analog	A/D reference voltage (high) input.	
RA5/AN4/SS1/C2OUT	7	4				
RA5			I/O	TTL	Digital I/O.	
AN4			1	Analog	-	
SS1			Ι	TTL	SPI™ slave select input.	
C2OUT			0	—	Comparator 2 output.	
Legend: TTL = TTL co					CMOS = CMOS compatible input or output	
ST = Schmit	t Trigger	input v	with Cl	MOS lev	•	
O = Output					P = Power	

TABLE 1-2:	PIC18F24J10/25J10 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

PIC18F45J10 FAMILY

	Pin Number								
Pin Name	SPDIP, SOIC, SSOP	QFN	Pin Type	Buffer Type	Description				
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.				
RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12	21	18	I/O I I	TTL ST ST Analog	Digital I/O. External interrupt 0. PWM Fault input for CCP1. Analog input 12.				
RB1/INT1/AN10 RB1 INT1 AN10	22	19	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 10.				
RB2/INT2/AN8 RB2 INT2 AN8	23	20	I/O I I	TTL ST Analog	Digital I/O. External interrupt 2. Analog input 8.				
RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽¹⁾	24	21	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output.				
RB4/KBI0/AN11 RB4 KBI0 AN11	25	22	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 11.				
RB5/KBI1/T0CKI/ C1OUT RB5 KBI1 T0CKI C1OUT	26	23	I/O I I O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Timer0 external clock input. Comparator 1 output.				
RB6/KBI2/PGC RB6 KBI2 PGC	27	24	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.				
RB7/KBI3/PGD RB7 KBI3	28	25	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.				

TABLE 1-2: PIC18F24J10/25J10 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

	Pin Number Pin SPDIP, Pin SOIC, QFN SSOP Type								
Pin Name				Description					
					PORTC is a bidirectional I/O port.				
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	11	8	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1 external clock input.				
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽²⁾	12	9	I/O I I/O	ST Analog ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output.				
RC2/CCP1 RC2 CCP1	13	10	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output.				
RC3/SCK1/SCL1 RC3 SCK1 SCL1	14	11	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI™ mode. Synchronous serial clock input/output for I ² C™ mode.				
RC4/SDI1/SDA1 RC4 SDI1 SDA1	15	12	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.				
RC5/SDO1 RC5 SDO1	16	13	I/O O	SТ —	Digital I/O. SPI data out.				
RC6/TX/CK RC6 TX CK	17	14	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).				
RC7/RX/DT RC7 RX DT	18	15	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).				
Vss	8, 19	5, 16	Р		Ground reference for logic and I/O pins.				
Vdd	20	17	Р	—	Positive supply for logic and I/O pins.				
VDDCORE/VCAP VDDCORE VCAP	6	3	P P	_	Positive supply for logic and I/O pins. Ground reference for logic and I/O pins.				

TABLE 1-2: PIC18F24J10/25J10 PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels O = Output

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared.

Ρ

Description
r (input) or programming voltage (input). lear (Reset) input. This pin is an active-low the device.
ystal or external clock input. crystal input or external clock source input. clock source input. Always associated with on OSC1. See related OSC2/CLKO pins.
ystal or clock output. crystal output. Connects to crystal ator in Crystal Oscillator mode. de, OSC2 pin outputs CLKO which the frequency of OSC1 and denotes ction cycle rate.
2

I

Ρ

= Input

= Power

TABLE 1-3:PIC18F44J10/45J10 PINOUT I/O DESCRIPTIONS

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

ST = Schmitt Trigger input with CMOS levels

O = Output

Pin Name	Pi	n Numb	ber	Pin	Buffer	Description	
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description	
						PORTA is a bidirectional I/O port.	
RA0/AN0	2	19	19				
RA0				I/O	TTL	Digital I/O.	
AN0				I	Analog	Analog input 0.	
RA1/AN1	3	20	20				
RA1				I/O	TTL	Digital I/O.	
AN1				I	Analog	Analog input 1.	
RA2/AN2/Vref-/CVref	4	21	21				
RA2				I/O	TTL	Digital I/O.	
AN2				I	Analog	Analog input 2.	
Vref-				I	Analog	A/D reference voltage (low) input.	
CVREF				0	Analog	Comparator reference voltage output.	
RA3/AN3/Vref+	5	22	22				
RA3				I/O	TTL	Digital I/O.	
AN3				I	Analog	5 1	
Vref+				I	Analog	A/D reference voltage (high) input.	
RA5/AN4/SS1/C2OUT	7	24	24				
RA5				I/O	TTL	Digital I/O.	
AN4				I	Analog	5 1	
SS1				I	TTL	SPI™ slave select input.	
C2OUT				0		Comparator 2 output.	
Legend: TTL = TTL co						CMOS = CMOS compatible input or output	
ST = Schmi		er input v	with CM	OS lev		= Input	
O = Output	t				F	P = Power	

PIC18F44J10/45J10 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-3:**

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared.

	n Numb	ber	Pin Buffer		Description
PDIP	QFN	TQFP	Туре	Туре	Description
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
33	9	8	I/O I I	TTL ST ST Analog	Digital I/O. External interrupt 0. PWM Fault input for Enhanced CCP1. Analog input 12.
34	10	9	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 10.
35	11	10	I/O I I	TTL ST Analog	Digital I/O. External interrupt 2. Analog input 8.
36	12	11	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output
37	14	14	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 11.
38	15	15	I/O I O	TTL TTL	Digital I/O. Interrupt-on-change pin. Comparator 1 output.
39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.
40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.
	33 34 35 36 37 38 39	33 9 34 10 35 11 36 12 37 14 38 15 39 16	33 9 8 34 10 9 35 11 10 36 12 11 37 14 14 38 15 15 39 16 16	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

TABLE 1-3: PIC18F44J10/45J10 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

Pin Name	Pi	n Numb	ber	Pin	Buffer	Description		
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description		
						PORTC is a bidirectional I/O port.		
RC0/T1OSO/T1CKI	15	34	32					
RC0				I/O	ST	Digital I/O.		
T1OSO T1CKI				0	ST	Timer1 oscillator output. Timer1 external clock input.		
-				I	51	Timer i external clock input.		
RC1/T1OSI/CCP2	16	35	35	I/O	ST			
RC1 T1OSI				1/O	CMOS	Digital I/O. Timer1 oscillator input.		
CCP2 ⁽²⁾				I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output		
RC2/CCP1/P1A	17	36	36	., 0	0.			
RC2/CCF1/F1A RC2	17	30	30	I/O	ST	Digital I/O.		
CCP1				I/O	ST	Capture 1 input/Compare 1 output/PWM 1 output		
P1A				0	_	Enhanced CCP1 output.		
RC3/SCK1/SCL1	18	37	37					
RC3				I/O	ST	Digital I/O.		
SCK1				I/O	ST	Synchronous serial clock input/output for		
0014				10	OT	SPI™ mode.		
SCL1				I/O	ST	Synchronous serial clock input/output for I ² C™ mode.		
	00	42	42					
RC4/SDI1/SDA1 RC4	23	42	42	I/O	ST	Digital I/O.		
SDI1				1/0	ST	SPI data in.		
SDA1				I/O	ST	I ² C data I/O.		
RC5/SDO1	24	43	43					
RC5				I/O	ST	Digital I/O.		
SDO1				0		SPI data out.		
RC6/TX/CK	25	44	44					
RC6				I/O	ST	Digital I/O.		
TX				0	_	EUSART asynchronous transmit.		
CK				I/O	ST	EUSART synchronous clock (see related RX/DT)		
RC7/RX/DT	26	1	1					
RC7				I/O	ST ST	Digital I/O.		
RX DT				I I/O	ST	EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).		
Legend: TTL = TTL co	I	e innut		., O		CMOS = CMOS compatible input or output		
ST = Schmi			with CM	OS lev				
O = Outpu		r			F			

TABLE 1-3: PIC18F44J10/45J10 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

Din Nama	PI	Pin Number		Pin Buffer		Departmen
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
RD0/PSP0/SCK2/	19	38	38			PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when PSP module is enabled.
SCL2 RD0 PSP0 SCK2 SCL2				I/O I/O I/O	ST TTL ST ST	Digital I/O. Parallel Slave Port data. Synchronous serial clock input/output for SPI™ mode. Synchronous serial clock input/output for
RD1/PSP1/SDI2/SDA2 RD1 PSP1 SDI2 SDA2	20	39	39	1/0 1/0 1/0	ST TTL ST ST	I ² C [™] mode. Digital I/O. Parallel Slave Port data. SPI data in. I ² C data I/O.
RD2/PSP2/SDO2 RD2 PSP2 SDO2	21	40	40	I/O I/O O	ST TTL —	Digital I/O. Parallel Slave Port data. SPI data out.
RD3/PSP3/SS2 RD3 PSP3 SS2	22	41	41	I/O I/O I	ST TTL TTL	Digital I/O. Parallel Slave Port data. SPI slave select input.
RD4/PSP4 RD4 PSP4	27	2	2	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD5/PSP5/P1B RD5 PSP5 P1B	28	3	3	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.
RD6/PSP6/P1C RD6 PSP6 P1C	29	4	4	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.
RD7/PSP7/P1D RD7	30	5	5	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.

TABLE 1-3: PIC18F44J10/45J10 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared.

O = Output

Ρ

= Power

Din Nome	Pin Number			Pin	Buffer	Description	
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description	
		0.5	05			PORTE is a bidirectional I/O port.	
RE0/RD/AN5 RE0	8	25	25	I/O	ST	Digital I/O.	
RD				"O	TTL	Read control for Parallel Slave Port	
						(see also \overline{WR} and \overline{CS} pins).	
AN5				Ι	Analog	Analog input 5.	
RE1/WR/AN6	9	26	26				
RE1				I/O	ST	Digital I/O.	
WR				Ι	TTL	Write control for Parallel Slave Port	
AN6				I	Analog	(see CS and RD pins). Analog input 6.	
	4.0	07	07		Analog		
RE2/CS/AN7 RE2	10	27	27	I/O	ST	Digital I/O.	
CS				"O	TTL	Chip Select control for Parallel Slave Port	
						(see related RD and WR pins).	
AN7				Ι	Analog	Analog input 7.	
Vss	12, 31	6, 30, 31	6, 29	Ρ	—	Ground reference for logic and I/O pins.	
Vdd	11, 32	7, 8, 28, 29	7, 28	Ρ	_	Positive supply for logic and I/O pins.	
Vddcore/Vcap	6	23	23				
VDDCORE				Р	—	Positive supply for logic and I/O pins.	
VCAP				Р		Ground reference for logic and I/O pins.	
NC	_	13	12, 13, 33, 34	—	—	No connect.	
Legend: TTL = TTL co				00.1-		CMOS = CMOS compatible input or output	
ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power							

TABLE 1-3: PIC18F	4J10/45J10 PINOUT I/O DESCRIPTIONS (CONTINUED)
-------------------	--

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

PIC18F45J10 FAMILY

NOTES:

PIC18F45J10 FAMILY

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18F45J10 family of devices can be operated in five different oscillator modes:

- 1. HS High-Speed Crystal/Resonator
- 2. HSPLL High-Speed Crystal/Resonator with Software PLL Control
- 3. EC External Clock with Fosc/4 Output
- 4. ECPLL External Clock with Software PLL Control
- 5. INTRC Internal 31 kHz Oscillator

Four of these are selected by the user by programming the FOSC2:FOSC0 configuration bits. The fifth mode (INTRC) may be invoked under software control; it can also be configured as the default mode on device Resets.

2.2 Crystal Oscillator/Ceramic Resonators (HS Modes)

In HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (HS OR HSPLL CONFIGURATION)




TABLE 2-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Typical Capacitor Values Used:							
Mode	Mode Freq. OSC1 OSC2						
HS 8.0 MHz 27 pF 27 pF 16.0 MHz 22 pF 22 pF							
Consoitor	values are fo	r docian auida	naa anlu				

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. **These values are not optimized**.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following Table 2-2 for additional information.

Resonators Used:						
4.0 MHz						
8.0 MHz						
16.0 MHz						

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.	Typical Capacitor Value Tested:		
	Fieq.	C1	C2	
HS	4 MHz	27 pF	27 pF	
	8 MHz	22 pF	22 pF	
	20 MHz	15 pF	15 pF	

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.**

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Crystals Used:
4 MHz
8 MHz
20 MHz


- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required to avoid overdriving crystals with low drive level specification.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.

2.3 External Clock Input (EC Modes)

The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-2 shows the pin connections for the EC Oscillator mode.


FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-3. In this configuration, the divide-by-4 output on OSC2 is not available.

FIGURE 2-3:

EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




2.4 PLL Frequency Multiplier

A Phase Locked Loop (PLL) circuit is provided as an option for users who want to use a lower frequency oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals, or users who require higher clock speeds from an internal oscillator. For these reasons, the HSPLL and ECPLL modes are available.

The HSPLL and ECPLL modes provide the ability to selectively run the device at 4 times the external oscillating source to produce frequencies up to 40 MHz. The PLL is enabled by setting the PLLEN bit in the OSCTUNE register (Register 2-1).

FIGURE 2-4: PLL BLOCK DIAGRAM



REGISTER 2-1: OSCTUNE: PLL CONTROL REGISTER

U-0	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0	U-0
—	PLLEN ⁽¹⁾	_	—	—	—	—	—
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

PLLEN: Frequency Multiplier PLL Enable bit⁽¹⁾

- 1 = PLL enabled
- 0 = PLL disabled
 - **Note 1:** Available only for ECPLL and HSPLL oscillator configurations; otherwise, this bit is unavailable and read as '0'.
- bit 5-0 **Unimplemented:** Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 6

2.5 Internal Oscillator Block

The PIC18F45J10 family of devices includes an internal oscillator source (INTRC) which provides a nominal 31 kHz output. The INTRC is enabled on device power-up and clocks the device during its configuration cycle until it enters operating mode. INTRC is also enabled if it is selected as the device clock source or if any of the following are enabled:

- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in **Section 20.0 "Special Features of the CPU"**.

The INTRC can also be optionally configured as the default clock source on device start-up by setting the FOSC2 configuration bit. This is discussed in **Section 2.6.1 "Oscillator Control Register"**.


2.6 Clock Sources and Oscillator Switching

The PIC18F45J10 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate clock source. PIC18F45J10 family devices offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- · Primary oscillators
- Secondary oscillators
- Internal oscillator

FIGURE 2-5: PIC18F45J10 FAMILY CLOCK DIAGRAM



The **primary oscillators** include the External Crystal and Resonator modes and the External Clock modes. The particular mode is defined by the FOSC2:FOSC0 configuration bits. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F45J10 family devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a real-time clock.

Most often, a 32.768 kHz watch crystal is connected between the RC0/T10S0/T13CKI and RC1/T10SI pins. Loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 11.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F45J10 family devices are shown in Figure 2-5. See **Section 20.0 "Special Features of the CPU"** for Configuration register details.

2.6.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC2:FOSC0 configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator. The clock source changes after one or more of the bits are written to, following a brief clock transition interval.

The OSTS (OSCCON<3>) and T1RUN (T1CON<6>) bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer (OST) has timed out and the primary clock is providing the device clock in primary clock modes. The T1RUN bit indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these bits will be set at any time. If neither of these bits are set, the INTRC is providing the clock, or the internal oscillator has just started and is not yet stable.

The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0** "**Power-Managed Modes**".

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timer1 oscillator starts.

2.6.1.1 System Clock Selection and the FOSC2 Configuration Bit

The SCS bits are cleared on all forms of Reset. In the device's default configuration, this means the primary oscillator defined by FOSC1:FOSC0 (that is, one of the HC or EC modes) is used as the primary clock source on device Resets.

The default clock configuration on Reset can be changed with the FOSC2 configuration bit. The effect of this bit is to set the clock source selected when SCS1:SCS0 = 00. When FOSC2 = 1 (default), the oscillator source defined by FOSC1:FOSC0 is selected whenever SCS1:SCS0 = 00. When FOSC2 = 0, the INTRC oscillator is selected whenever SCS1:SCS2 = 00. Because the SCS bits are cleared on Reset, the FOSC2 setting also changes the default oscillator mode on Reset.

Regardless of the setting of FOSC2, INTRC will always be enabled on device power-up. It will serve as the clock source until the device has loaded its configuration values from memory. It is at this point that the FOSC configuration bits are read and the oscillator selection of operational mode is made.

Note that either the primary clock or the internal oscillator will have two bit setting options, at any given time, depending on the setting of FOSC2.

2.6.2 OSCILLATOR TRANSITIONS

PIC18F45J10 family devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes"**.

PIC18F45J10 FAMILY

REGISTER 2-2:	OSCCON:	OSCILLA	TOR CON	TROL REC	GISTER			
	R/W-0	U-0	U-0	U-0	R-q ⁽¹⁾	U-0	R/W-0	R/W-0
	IDLEN	_	_	_	OSTS	_	SCS1	SCS0
	bit 7							bit 0
bit 7 bit 6-4 bit 3	 IDLEN: Idle Enable bit 1 = Device enters Idle mode on SLEEP instruction 0 = Device enters Sleep mode on SLEEP instruction Unimplemented: Read as '0' OSTS: Oscillator Start-up Time-out Status bit⁽¹⁾ 1 = Oscillator Start-up Timer time-out has expired; primary oscillator is running 0 = Oscillator Start-up Timer time-out is running; primary oscillator is not ready Note 1: The Reset value is '0' when HS mode and Two-Speed Start-up are both enabled; 							
bit 2	Unimplom	otherwise, i ented: Read						
bit 1-0	•			hite				
Dit 1-0	SCS1:SCS0: System Clock Select bits 11 = Internal oscillator 10 = Primary oscillator 01 = Timer1 oscillator When FOSC2 = 1: 00 = Primary oscillator When FOSC2 = 0: 00 = Internal oscillator							
	Legend:							
	Ŭ	emented, re	ad as '0'		ʻq' = Valu	ue determine	ed by config	uration

R = Readable bit

2.7	Effects of Power-Managed Modes
	on the Various Clock Sources

-n = Value at POR

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin if used by the oscillator) will stop oscillating.

In Secondary Clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In RC_RUN and RC_IDLE modes, the internal oscillator provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see **Section 20.2 "Watchdog Timer (WDT)"** through **Section 20.5 "Fail-Safe Clock Monitor**" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up). If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

W = Writable bit

'0' = Bit is cleared

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a real-time clock. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in Section 23.2 "DC Characteristics: Power-Down and Supply Current".

2.8 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5 "Power-up Timer (PWRT)**".

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 23-10). It is always enabled.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

There is a delay of interval TCSD (parameter 38, Table 23-10), following POR, while the controller becomes ready to execute instructions.

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Oscillator Mode	OSC1 Pin	OSC2 Pin
EC, ECPLL	Floating, pulled by external clock	At logic low (clock/4 output)
HS, HSPLL	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level

Note: See Table 4-2 in **Section 4.0** "**Reset**" for time-outs due to Sleep and MCLR Reset.

PIC18F45J10 FAMILY

NOTES:

3.0 POWER-MANAGED MODES

The PIC18F45J10 family devices provide the ability to manage power consumption by simply managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. For the sake of managing power in an application, there are three primary modes of operation:

- Run mode
- Idle mode
- Sleep mode

These modes define which portions of the device are clocked and at what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several power-saving features offered on previous PICmicro[®] devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PICmicro devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and which clock source is to be used. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC1:FOSC0 configuration bits
- the secondary clock (Timer1 oscillator)
- the internal oscillator

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in Section 3.1.3 "Clock Transitions and Status Indicators" and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

Mode	OSCCON bits		Module Clocking				
	IDLEN<7> ⁽¹⁾	SCS1:SCS0<1:0>	CPU	Peripherals	Available Clock and Oscillator Source		
Sleep	0	N/A	Off	Off	None – All clocks are disabled		
PRI_RUN	N/A	10	Clocked	Clocked	Primary – HS, EC; this is the normal full power execution mode		
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 Oscillator		
RC_RUN	N/A	11	Clocked	Clocked	Internal Oscillator		
PRI_IDLE	1	10	Off	Clocked	Primary – HS, EC		
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator		
RC_IDLE	1	11	Off	Clocked	Internal Oscillator		

TABLE 3-1:	POWER-MANAGED MODES
------------	---------------------

Note 1: IDLEN reflects its value when the **SLEEP** instruction is executed.

3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Two bits indicate the current clock source and its status: OSTS (OSCCON<3>) and T1RUN (T1CON<6>). In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If neither of these bits is set, INTRC is clocking the device.

Note: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

3.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

3.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see **Section 20.4** "**Two-Speed Start-up**" for details). In this mode, the OSTS bit is set. (see **Section 2.6.1** "Oscillator Control Register").

3.2.2 SEC_RUN MODE

The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high-accuracy clock source.

SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC_RUN mode to PRI_RUN mode, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.





FIGURE 3-1: TRANSITION TIMING FOR ENTRY TO SEC_RUN MODE

3.2.3 **RC_RUN MODE**

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator; the primary clock is shut down. This mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing-sensitive or do not require high-speed clocks at all times.

This mode is entered by setting SCS to '11'. When the clock source is switched to the INTRC (see Figure 3-2), the primary oscillator is shut down and the OSTS bit is cleared.

On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTRC while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-3). When the clock switch is complete, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.






FIGURE 3-3: TRANSITION TIMING FROM RC RUN MODE TO PRI RUN MODE

3.3 Sleep Mode

The power-managed Sleep mode is identical to the legacy Sleep mode offered in all other PICmicro devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-4). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-5), or it will be clocked from the internal oscillator if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 20.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.


Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 23-10) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.

FIGURE 3-4: TRANSITION TIMING FOR ENTRY TO SLEEP MODE







3.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set the SCS bits to '10' and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC0 configuration bit. The OSTS bit remains set (see Figure 3-6).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-7).

3.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set SCS1:SCS0 to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut-down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-7).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

FIGURE 3-6: TRANSITION TIMING FOR ENTRY TO IDLE MODE





FIGURE 3-7: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



© 2006 Microchip Technology Inc.

3.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then clear the SCS bits and execute SLEEP. When the clock source is switched to the INTRC, the primary oscillator is shut down and the OSTS bit is cleared.

When a wake event occurs, the peripherals continue to be clocked from the INTRC. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTRC. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode, or any of the Idle modes, is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes sections (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode, or the Sleep mode, to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 8.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 20.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by one of the following events:

- executing a SLEEP or CLRWDT instruction
- the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled)

3.5.3 EXIT BY RESET

Exiting an Idle or Sleep mode by Reset automatically forces the device to run from the INTRC.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode where the primary clock source is not stopped; and
- the primary clock source is the EC mode.

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (EC). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

4.0 RESET

The PIC18F45J10 family of devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 20.2 "Watchdog Timer (WDT)".


A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6 "Reset State of Registers"**.

The RCON register also has a control bit for setting interrupt priority (IPEN). Interrupt priority is discussed in **Section 8.0 "Interrupts"**.

FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



REGISTER 4-1: RCON RESET CONTROL REGISTER

· · ·										
	R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0		
	IPEN	_	_	RI	TO	PD	POR	BOR		
	bit 7							bit 0		
bit 7	IPEN: Inter	IPEN: Interrupt Priority Enable bit								
		e priority leve								
	0 = Disabl	0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)								
bit 6-5	Unimplemented: Read as '0'									
bit 4	RI: RESET Instruction Flag bit									
	1 = The RESET instruction was not executed (set by firmware only)									
		0 = The RESET instruction was executed causing a device Reset (must be set in software after								
	a Brown-out Reset occurs)									

TO: Watchdog Time-out Flag bit bit 3

- 1 = Set by power-up, CLRWDT instruction or SLEEP instruction
- 0 = A WDT time-out occurred

PD: Power-Down Detection Flag bit bit 2

- 1 = Set by power-up or by the CLRWDT instruction
- 0 = Set by execution of the SLEEP instruction
- bit 1 POR: Power-on Reset Status bit
 - 1 = A Power-on Reset has not occurred (set by firmware only)
 - 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
- bit 0 BOR: Brown-out Reset Status bit
 - 1 = A Brown-out Reset has not occurred (set by firmware only)
 - 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)
 - Note: BOR is not available in PIC18LF2XJ10/4XJ10 devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note 1: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

- 2: If the on-chip voltage regulator is disabled, BOR remains '0' at all times. See Section 4.4.1 "Detecting BOR" for more information.
- 3: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after POR).

4.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering a hard external Reset of the device. A Reset is generated by holding the pin low. PIC18 extended microcontroller devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

4.3 Power-on Reset (POR)

A Power-on Reset condition is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the $\overline{\text{MCLR}}$ pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.


POR events are captured by the POR bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR.

4.4 Brown-out Reset (BOR) (PIC18F2XJ10/4XJ10 Devices Only)

Once a BOR has occurred, the Power-up Timer will keep the chip in Reset for TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

FIGURE 4-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



4.4.1 DETECTING BOR

The BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any POR event. If BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

In devices designated with an "LF" part number (such as PIC18LF25J10), Brown-out Reset functionality is disabled. In this case, the BOR bit cannot be used to determine a BOR event. The BOR bit is still cleared by a POR event.

4.5 Power-up Timer (PWRT)

PIC18F45J10 family devices incorporate an on-chip Power-up Timer (PWRT) to help regulate the Power-on Reset process. The PWRT is always enabled. The main function is to ensure that the device voltage is stable before code is executed.

The Power-up Timer (PWRT) of the PIC18F45J10 family devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip to chip due to temperature and process variation. See DC parameter 33 for details.

4.5.1 TIME-OUT SEQUENCE

If enabled, the PWRT time-out is invoked after the POR pulse has cleared. The total time-out will vary based on the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5 and Figure 4-6 all depict time-out sequences on power-up with the Power-up Timer enabled.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the PWRT will expire. Bringing MCLR high will begin execution immediately (Figure 4-5). This is useful for testing purposes, or to synchronize more than one PIC18F device operating in parallel.

FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)







FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1









4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 4-1. These bits are used in software to determine the nature of the Reset.

Table 4-2 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 4-1:	STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
	RCON REGISTER

Condition	Program	RCON Register					STKPTR Register	
Condition	Counter ⁽¹⁾	RI	то	PD	POR	BOR ⁽²⁾	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	0	0	0	0
RESET instruction	0000h	0	u	u	u	u	u	u
Brown-out	0000h	1	1	1	u	0	u	u
MCLR during power-managed Run modes	0000h	u	1	u	u	u	u	u
MCLR during power-managed Idle modes and Sleep mode	0000h	u	1	0	u	u	u	u
WDT time-out during full power or power-managed Run modes	0000h	u	0	u	u	u	u	u
MCLR during full power execution	0000h	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u	u	u	u	u	u	1
WDT time-out during power-managed Idle or Sleep modes	PC + 2	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2	u	u	0	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0008h or 0018h).

2: BOR is not available in PIC18LF2XJ10/4XJ10 devices.

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
TOSU	PIC18F2XJ10	PIC18F4XJ10	0 0000	0 0000	0 uuuu (1)
TOSH	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu (1)
TOSL	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu (1)
STKPTR	PIC18F2XJ10	PIC18F4XJ10	00-0 0000	uu-0 0000	uu-u uuuu (1)
PCLATU	PIC18F2XJ10	PIC18F4XJ10	0 0000	0 0000	u uuuu
PCLATH	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu
PCL	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	PC + 2 ⁽²⁾
TBLPTRU	PIC18F2XJ10	PIC18F4XJ10	00 0000	00 0000	uu uuuu
TBLPTRH	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu
TABLAT	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu
PRODH	PIC18F2XJ10	PIC18F4XJ10	xxxx xxxx	uuuu uuuu	uuuu uuuu
PRODL	PIC18F2XJ10	PIC18F4XJ10	xxxx xxxx	uuuu uuuu	uuuu uuuu
INTCON	PIC18F2XJ10	PIC18F4XJ10	0000 000x	0000 000u	uuuu uuuu ⁽³⁾
INTCON2	PIC18F2XJ10	PIC18F4XJ10	1111 -1-1	1111 -1-1	uuuu -u-u (3)
INTCON3	PIC18F2XJ10	PIC18F4XJ10	11-0 0-00	11-0 0-00	uu-u u-uu (3)
INDF0	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A
POSTINC0	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A
POSTDEC0	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A
PREINC0	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A
PLUSW0	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A
FSR0H	PIC18F2XJ10	PIC18F4XJ10	xxxx	uuuu	uuuu
FSR0L	PIC18F2XJ10	PIC18F4XJ10	xxxx xxxx	uuuu uuuu	uuuu uuuu
WREG	PIC18F2XJ10	PIC18F4XJ10	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF1	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A
POSTINC1	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A
POSTDEC1	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A
PREINC1	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A
PLUSW1	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A
FSR1H	PIC18F2XJ10	PIC18F4XJ10	xxxx	uuuu	uuuu
FSR1L	PIC18F2XJ10	PIC18F4XJ10	xxxx xxxx	uuuu uuuu	uuuu uuuu
BSR	PIC18F2XJ10	PIC18F4XJ10	0000	0000	uuuu

TABLE 4-2:	INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- **4:** See Table 4-1 for Reset value for specific condition.

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)						
Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
INDF2	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A	
POSTINC2	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A	
POSTDEC2	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A	
PREINC2	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A	
PLUSW2	PIC18F2XJ10	PIC18F4XJ10	N/A	N/A	N/A	
FSR2H	PIC18F2XJ10	PIC18F4XJ10	xxxx	uuuu	uuuu	
FSR2L	PIC18F2XJ10	PIC18F4XJ10	xxxx xxxx	uuuu uuuu	uuuu uuuu	
STATUS	PIC18F2XJ10	PIC18F4XJ10	x xxxx	u uuuu	u uuuu	
TMR0H	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu	
TMR0L	PIC18F2XJ10	PIC18F4XJ10	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TOCON	PIC18F2XJ10	PIC18F4XJ10	1111 1111	1111 1111	uuuu uuuu	
OSCCON	PIC18F2XJ10	PIC18F4XJ10	0 q-00	0 q-00	u q-uu	
WDTCON	PIC18F2XJ10	PIC18F4XJ10	0	0	u	
RCON ⁽⁴⁾	PIC18F2XJ10	PIC18F4XJ10	01 11q0	0q qquu	uu qquu	
TMR1H	PIC18F2XJ10	PIC18F4XJ10	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR1L	PIC18F2XJ10	PIC18F4XJ10	XXXX XXXX	uuuu uuuu	uuuu uuuu	
T1CON	PIC18F2XJ10	PIC18F4XJ10	0000 0000	u0uu uuuu	uuuu uuuu	
TMR2	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu	
PR2	PIC18F2XJ10	PIC18F4XJ10	1111 1111	1111 1111	1111 1111	
T2CON	PIC18F2XJ10	PIC18F4XJ10	-000 0000	-000 0000	-uuu uuuu	
SSP1BUF	PIC18F2XJ10	PIC18F4XJ10	XXXX XXXX	uuuu uuuu	uuuu uuuu	
SSP1ADD	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu	
SSP1STAT	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu	
SSP1CON1	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu	
SSP1CON2	PIC18F2XJ10	PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu	
ADRESH	PIC18F2XJ10	PIC18F4XJ10	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ADRESL	PIC18F2XJ10	PIC18F4XJ10	XXXX XXXX	uuuu uuuu	uuuu uuuu	
ADCON0	PIC18F2XJ10	PIC18F4XJ10	0-00 0000	0-00 0000	u-uu uuuu	
ADCON1	PIC18F2XJ10	PIC18F4XJ10	00 0qqq	00 0qqq	uu uqqq	
ADCON2	PIC18F2XJ10	PIC18F4XJ10	0-00 0000	0-00 0000	u-uu uuuu	

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 4-1 for Reset value for specific condition.

TABLE 4-2:	INITIALIZATION COND	TIONS FOR ALL REGISTERS (CONTINUED)					
Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt			
CCPR1H	PIC18F2XJ10 PIC18F4XJ10) xxxx xxxx	uuuu uuuu	uuuu uuuu			
CCPR1L	PIC18F2XJ10 PIC18F4XJ10) xxxx xxxx	uuuu uuuu	uuuu uuuu			
CCP1CON	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu			
CCPR2H	PIC18F2XJ10 PIC18F4XJ10) xxxx xxxx	uuuu uuuu	uuuu uuuu			
CCPR2L	PIC18F2XJ10 PIC18F4XJ10) xxxx xxxx	uuuu uuuu	uuuu uuuu			
CCP2CON	PIC18F2XJ10 PIC18F4XJ10	000 0000	00 0000	uu uuuu			
BAUDCON	PIC18F2XJ10 PIC18F4XJ10	0 01-0 0-00	01-0 0-00	uu-u u-uu			
ECCP1DEL	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu			
ECCP1AS	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu			
CVRCON	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu			
CMCON	PIC18F2XJ10 PIC18F4XJ10	0000 0111	0000 0111	uuuu uuuu			
SPBRGH	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu			
SPBRG	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu			
RCREG	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu			
TXREG	PIC18F2XJ10 PIC18F4XJ10) XXXX XXXX	uuuu uuuu	սսսս սսսս			
TXSTA	PIC18F2XJ10 PIC18F4XJ10	0000 0010	0000 0010	uuuu uuuu			
RCSTA	PIC18F2XJ10 PIC18F4XJ10	0000 000x	0000 000x	uuuu uuuu			
EECON2	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu			
EECON1	PIC18F2XJ10 PIC18F4XJ10)0 x00-	0 x00-	u uuu-			
IPR3	PIC18F2XJ10 PIC18F4XJ10) 11	11	uu			
PIR3	PIC18F2XJ10 PIC18F4XJ10	00	00	uu(3)			
PIE3	PIC18F2XJ10 PIC18F4XJ10) 00	00	uu			
IPR2	PIC18F2XJ10 PIC18F4XJ10) 11 11	11 11	uu uu			
PIR2	PIC18F2XJ10 PIC18F4XJ10	00 00	00 00	uu uu ⁽³⁾			
PIE2	PIC18F2XJ10 PIC18F4XJ10	00 00	00 00	uu uu			
IPR1	PIC18F2XJ10 PIC18F4XJ10) 1111 1111	1111 1111	uuuu uuuu			
PIR1	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu ⁽³⁾			
PIE1	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu			
				1 1941			

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 4-1 for Reset value for specific condition.

TABLE 4-2:		TIONS FOR ALL REGISTERS (CONTINUED)					
Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt			
TRISE	PIC18F2XJ10 PIC18F4XJ10	0000 -111	1111 -111	uuuu -uuu			
TRISD	PIC18F2XJ10 PIC18F4XJ10	1111 1111	1111 1111	սսսս սսսս			
TRISC	PIC18F2XJ10 PIC18F4XJ10	1111 1111	1111 1111	սսսս սսսս			
TRISB	PIC18F2XJ10 PIC18F4XJ10	1111 1111	1111 1111	սսսս սսսս			
TRISA	PIC18F2XJ10 PIC18F4XJ10	1- 1111	1- 1111	u- uuuu			
SSP2BUF	PIC18F2XJ10 PIC18F4XJ10	XXXX XXXX	սսսս սսսս	սսսս սսսս			
LATE	PIC18F2XJ10 PIC18F4XJ10	xxx	uuu	uuu			
LATD	PIC18F2XJ10 PIC18F4XJ10	xxxx xxxx	սսսս սսսս	սսսս սսսս			
LATC	PIC18F2XJ10 PIC18F4XJ10	xxxx xxxx	uuuu uuuu	uuuu uuuu			
LATB	PIC18F2XJ10 PIC18F4XJ10	xxxx xxxx	սսսս սսսս	uuuu uuuu			
LATA	PIC18F2XJ10 PIC18F4XJ10	x- xxxx	u- uuuu	u- uuuu			
SSP2ADD	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	սսսս սսսս			
SSP2STAT	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	uuuu uuuu			
SSP2CON1	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	սսսս սսսս			
SSP2CON2	PIC18F2XJ10 PIC18F4XJ10	0000 0000	0000 0000	սսսս սսսս			
PORTE	PIC18F2XJ10 PIC18F4XJ10	xxx	uuu	uuu			
PORTD	PIC18F2XJ10 PIC18F4XJ10	xxxx xxxx	սսսս սսսս	սսսս սսսս			
PORTC	PIC18F2XJ10 PIC18F4XJ10	xxxx xxxx	սսսս սսսս	սսսս սսսս			
PORTB	PIC18F2XJ10 PIC18F4XJ10	xxxx xxxx	սսսս սսսս	սսսս սսսս			
PORTA	PIC18F2XJ10 PIC18F4XJ10	0- 0000	0- 0000	u- uuuu			
		· · · · · · · · · · · · · · · · · · ·		1 110			

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 4-1 for Reset value for specific condition.

5.0 MEMORY ORGANIZATION

There are two types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**.

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F24J10 and PIC18F44J10 each have 16 Kbytes of Flash memory and can store up to 8,192 single-word instructions. The PIC18F25J10 and PIC18F45J10 each have 32 Kbytes of Flash memory and can store up to 16,384 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory map for the PIC18F45J10 family devices is shown in Figure 5-1.




FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F45J10 FAMILY DEVICES

5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.4.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the top-of-stack Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Overflow) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. (Refer to **Section 20.1 "Configuration Bits**" for a description of the device configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

5.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

	• • • • • • •							
	R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	—	SP4	SP3	SP2	SP1	SP0
	bit 7							bit 0
bit 7	STKFUL: St	ack Overflow	Flag bit ⁽¹⁾					
	 1 = Stack became full or overflowed 0 = Stack has not become full or overflowed 							
bit 6	STKUNF: Stack Underflow Flag bit ⁽¹⁾							
	1 = Stack underflow occurred							
	0 = Stack underflow did not occur							
bit 5	Unimplemented: Read as '0'							
bit 4-0	SP4:SP0: Stack Pointer Location bits							
	Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.1.2.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

5.1.3 FAST REGISTER STACK

A fast register stack is provided for the STATUS, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 5-1 shows a source code example that uses the fast register stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR
•	;SAVED IN FAST REGISTER
•	;STACK
SUB1 • • RETURN, FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

		MOVF	OFFSET,	W
		CALL	TABLE	
	ORG	nn00h		
l	TABLE	ADDWF	PCL	
l		RETLW	nnh	
l		RETLW	nnh	
l		RETLW	nnh	
l				
		•		

5.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 6.1 "Table Reads and Table Writes".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.

5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 5-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW



5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 5.1.1 "Program Counter").

Figure 5-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-4 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 21.0 "Instruction Set Summary" provides further details of the instruction set.

			LSB = 1	LSB = 0	Word Address \downarrow
	Program M	lemory			000000h
	Byte Locat	ions \rightarrow			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	0006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

INCTOLICTIONS IN DROOD AM MEMORY

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence - immediately after the first word the data in the second word is accessed and used by

the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note:	See Section 5.6 "PIC18 Instruction
	Execution and the Extended Instruc-
	tion Set" for information on two-word
	instructions in the extended instruction set.

CASE 1:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	: No. skip this word

TWO-WORD INSTRUCTIONS

word 1111 0100 0101 0110 Execute this word as a NOP 0010 0100 0000 0000 ADDWF REG3 ; continue code CASE 2: **Object Code** Source Code ; is RAM location 0? 0110 0110 0000 0000 TSTFSZ REG1 1100 0001 0010 0011 MOVFF REG1, REG2 ; Yes, execute this word 1111 0100 0101 0110 ; 2nd word of instruction 0010 0100 0000 0000 ADDWF REG3 ; continue code

EXAMPLE 5-4:

A A A F A

5.3 Data Memory Organization

Note:	The operation of some aspects of data
	memory are changed when the PIC18
	extended instruction set is enabled. See
	Section 5.5 "Data Memory and the
	Extended Instruction Set" for more
	information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each; PIC18F45J10 family devices implement all 16 banks. Figure 5-5 shows the data memory organization for the PIC18F45J10 family devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.2 "Access Bank**" provides a detailed description of the Access RAM.

5.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit bank pointer.


Most instructions in the PIC18 instruction set make use of the bank pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory. The 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-6.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 5-5 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.





5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 128 bytes of memory (00h-7Fh) in Bank 0 and the last 128 bytes of memory (80h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 80h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top half of Bank 15 (F80h to FFFh). A list of these registers is given in Table 5-1 and Table 5-2. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The reset and interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽¹⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽¹⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽¹⁾	FBCh	CCPR2H	F9Ch	(2)
FFBh	PCLATU	FDBh	PLUSW2 ⁽¹⁾	FBBh	CCPR2L	F9Bh	(2)
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	(2)
FF9h	PCL	FD9h	FSR2L	FB9h	(2)	F99h	(2)
FF8h	TBLPTRU	FD8h	STATUS	FB8h	BAUDCON	F98h	(2)
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	ECCP1DEL ⁽³⁾	F97h	(2)
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS ⁽³⁾	F96h	TRISE ⁽³⁾
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD ⁽³⁾
FF4h	PRODH	FD4h	(2)	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	(2)	F93h	TRISB
FF2h	INTCON	FD2h	(2)	FB2h	(2)	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	(2)	F91h	(2)
FF0h	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h	(2)
FEFh	INDF0 ⁽¹⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	(2)
FEEh	POSTINC0 ⁽¹⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	SSP2BUF
FEDh	POSTDEC0 ⁽¹⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽³⁾
FECh	PREINC0 ⁽¹⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽³⁾
FEBh	PLUSW0 ⁽¹⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	(2)	F8Ah	LATB
FE9h	FSR0L	FC9h	SSP1BUF	FA9h	(2)	F89h	LATA
FE8h	WREG	FC8h	SSP1ADD	FA8h	(2)	F88h	SSP2ADD ⁽³⁾
FE7h	INDF1 ⁽¹⁾	FC7h	SSP1STAT	FA7h	EECON2 ⁽¹⁾	F87h	SSP2STAT ⁽³⁾
FE6h	POSTINC1 ⁽¹⁾	FC6h	SSP1CON1	FA6h	EECON1	F86h	SSP2CON1 ⁽³⁾
FE5h	POSTDEC1 ⁽¹⁾	FC5h	SSP1CON2	FA5h	IPR3	F85h	SSP2CON2 ⁽³⁾
FE4h	PREINC1 ⁽¹⁾	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE ⁽³⁾
FE3h	PLUSW1 ⁽¹⁾	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD ⁽³⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F45J10 FAMILY DEVICES

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available in 28-pin devices.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	_	_	_	Top-of-Stack	Upper Byte (T	OS<20:16>)			0 0000	43, 48
TOSH	Top-of-Stack	High Byte (TO	S<15:8>)						0000 0000	43, 48
TOSL	Top-of-Stack	Low Byte (TO	S<7:0>)						0000 0000	43, 48
STKPTR	STKFUL	STKUNF	_	Return Stack	Pointer	00-0 0000	43, 49			
PCLATU	_	_	_	Holding Regi	ster for PC<20	:16>			0 0000	43, 48
PCLATH	Holding Regi	ster for PC<15	:8>						0000 0000	43, 48
PCL	PC Low Byte	(PC<7:0>)							0000 0000	43, 48
TBLPTRU	—	—	bit 21	Program Mer	nory Table Poi	nter Upper By	te (TBLPTR<2	20:16>)	00 0000	43, 70
TBLPTRH	Program Mer	nory Table Poi	nter High Byte	e (TBLPTR<15	i:8>)				0000 0000	43, 70
TBLPTRL	Program Mer	nory Table Poi	nter Low Byte	(TBLPTR<7:0)>)				0000 0000	43, 70
TABLAT	Program Mer	mory Table Lat	ch						0000 0000	43, 70
PRODH	Product Regi	ster High Byte							xxxx xxxx	43, 77
PRODL	Product Regi	ster Low Byte							xxxx xxxx	43, 77
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	43, 81
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP	1111 -1-1	43, 82
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	43, 83
INDF0	Uses content	s of FSR0 to a	ddress data n	nemory – value	e of FSR0 not	changed (not	a physical reg	ister)	N/A	43, 62
POSTINC0	Uses content	s of FSR0 to a	ddress data n	nemory – value	e of FSR0 pos	t-incremented	(not a physica	l register)	N/A	43, 62
POSTDEC0	Uses content	s of FSR0 to a	iddress data n	nemory – value	e of FSR0 pos	t-decremented	d (not a physic	al register)	N/A	43, 62
PREINC0	Uses content	s of FSR0 to a	iddress data n	nemory – value	e of FSR0 pre-	incremented (not a physical	register)	N/A	43, 62
PLUSW0		s of FSR0 to a 0 offset by W	iddress data n	nemory – value	e of FSR0 pre-	incremented (not a physical	register) –	N/A	43, 62
FSR0H	—	—		—	Indirect Data	Memory Addr	ess Pointer 0	High Byte	xxxx	43, 62
FSR0L	Indirect Data	Memory Addre	ess Pointer 0	Low Byte					xxxx xxxx	43, 62
WREG	Working Reg	ister							xxxx xxxx	43
INDF1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 not	changed (not	a physical reg	ister)	N/A	43, 62
POSTINC1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 pos	t-incremented	(not a physica	l register)	N/A	43, 62
POSTDEC1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 pos	t-decremented	d (not a physic	al register)	N/A	43, 62
PREINC1	Uses content	s of FSR1 to a	iddress data n	nemory – value	e of FSR1 pre-	incremented (not a physical	register)	N/A	43, 62
PLUSW1	Uses content value of FSR		ddress data n	nemory – value	e of FSR1 pre-	incremented (not a physical	register) –	N/A	43, 62
FSR1H	_	_	_	-	Indirect Data	Memory Addr	ess Pointer 1	High Byte	xxxx	43, 62
FSR1L	Indirect Data	Memory Addre	ess Pointer 1	Low Byte	-				xxxx xxxx	43, 62
BSR	—	—	_	—	Bank Select I	Register			0000	43, 53
INDF2	Uses content	s of FSR2 to a	iddress data n	nemory – value	e of FSR2 not	changed (not	a physical reg	ister)	N/A	44, 62
POSTINC2	Uses content	s of FSR2 to a	iddress data n	nemory – value	e of FSR2 pos	t-incremented	(not a physica	al register)	N/A	44, 62
POSTDEC2	Uses content	s of FSR2 to a	iddress data n	nemory – value	e of FSR2 pos	t-decremented	d (not a physic	al register)	N/A	44, 62
PREINC2	Uses content	s of FSR2 to a	ddress data n	nemory – value	e of FSR2 pre-	incremented (not a physical	register)	N/A	44, 62
PLUSW2	Uses content value of FSR		iddress data n	nemory – value	e of FSR2 pre-	incremented (not a physical	register) –	N/A	44, 62
FSR2H	—	—	—	—	Indirect Data	Memory Addr	ess Pointer 2	ligh Byte	xxxx	44, 62
FSR2L	Indirect Data	Memory Addre	ess Pointer 2	Low Byte					xxxx xxxx	44, 62
STATUS	_	_	_	N	OV	Z	DC	С	x xxxx	44, 60

TABLE 5-2:	REGISTER FILE SUMMARY (PIC18F24J10/25J10/44J10/45J10)
------------	---

Legend: Note 1:

d: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition1: See Section 4.4 "Brown-out Reset (BOR) (PIC18F2XJ10/4XJ10 Devices Only)".

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TMR0H	Timer0 Regis	ter High Byte							0000 0000	44, 113
TMR0L	Timer0 Regis	ter Low Byte							xxxx xxxx	44, 113
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	44, 111
OSCCON	IDLEN	_	_	—	OSTS	_	SCS1	SCS0	0 q-00	28, 44
WDTCON	_	_	_	_	_	_	_	SWDTEN	0	44, 235
RCON	IPEN	_	_	RI	TO	PD	POR	BOR ⁽¹⁾	01 11q0	38, 42, 90
TMR1H	Timer1 Regis	ter High Byte		•			•	•	xxxx xxxx	44, 119
TMR1L	Timer1 Regis	ter Low Byte							xxxx xxxx	44, 119
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	44, 115
TMR2	Timer2 Regis	ter							0000 0000	44, 122
PR2	Timer2 Period	d Register							1111 1111	44, 122
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	44, 121
SSP1BUF	MSSP1 Rece	ive Buffer/Trai	nsmit Register						xxxx xxxx	44, 154
SSP1ADD	MSSP1 Addr	ess Register ir	n I ² C™ Slave	mode. MSSP1	Baud Rate R	eload Registe	r in I ² C Master	mode.	0000 0000	44, 155
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	44, 146, 156
SSP1CON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	44, 147, 157
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	44, 158
ADRESH	A/D Result R	egister High B	yte						xxxx xxxx	44, 218
ADRESL	A/D Result R	egister Low By	/te						xxxx xxxx	44, 218
ADCON0	ADCAL	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0-00 0000	44, 209
ADCON1	—	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0qqq	44, 210
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	44, 211
CCPR1H	Capture/Com	pare/PWM Re	gister 1 High	Byte					xxxx xxxx	45, 124
CCPR1L	Capture/Com	pare/PWM Re	gister 1 Low E	Byte					xxxx xxxx	45, 124
CCP1CON	P1M1 ⁽²⁾	P1M0 ⁽²⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	45, 123,
CCPR2H	Capture/Com	pare/PWM Re	gister 2 High	Byte	•		•	•	xxxx xxxx	45, 124
CCPR2L	Capture/Com	pare/PWM Re	gister 2 Low E	Byte					xxxx xxxx	45, 124
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	45, 123
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	01-0 0-00	45, 190
ECCP1DEL	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	0000 0000	45, 140
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽²⁾	PSSBD0(2)	0000 0000	45, 141
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	45, 225
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	45, 219

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F24J10/25J10/44J10/45J10) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: See Section 4.4 "Brown-out Reset (BOR) (PIC18F2XJ10/4XJ10 Devices Only)".

These registers and/or bits are not implemented on 28-pin devices and are read as 'o'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:		
SPBRGH	EUSART Bau	ud Rate Gener	ator Register	High Byte					0000 0000	45, 192		
SPBRG	EUSART Bau	USART Baud Rate Generator Register Low Byte										
RCREG	EUSART Red	ceive Register							0000 0000	45, 199		
TXREG	EUSART Tra	nsmit Register	•						xxxx xxxx	45, 197		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	45, 188		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	45, 189		
EECON2	EEPROM Co	ntrol Register	2 (not a physi	cal register)					0000 0000	45, 68		
EECON1	—	—	—	FREE	WRERR	WREN	WR	—	0 x00-	45, 69		
IPR3	SSP2IP	BCL2IP	—	—	-	_	_	_	11	45, 89		
PIR3	SSP2IF	BCL2IF	—	—	_	_	_	—	00	45, 85		
PIE3	SSP2IE	BCL2IE	_	_	_	_	_	_	00	45, 87		
IPR2	OSCFIP	CMIP	_	_	BCL1IP	_	_	CCP2IP	11 11	45, 89		
PIR2	OSCFIF	CMIF	—	—	BCL1IF	_	_	CCP2IF	00 00	45, 85		
PIE2	OSCFIE	CMIE	—	—	BCL1IE	_	_	CCP2IE	00 00	45, 87		
IPR1	PSPIP ⁽²⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	1111 1111	45, 88		
PIR1	PSPIF ⁽²⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	45, 84		
PIE1	PSPIE ⁽²⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	45, 86		
TRISE ⁽²⁾	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	1111 -111	46, 107		
TRISD ⁽²⁾	PORTD Data	Direction Cor	trol Register						1111 1111	46, 103		
TRISC	PORTC Data	Direction Con	trol Register						1111 1111	46, 100		
TRISB		Direction Con							1111 1111	46, 97		
TRISA	—	—	TRISA5	—	TRISA3	TRISA2	TRISA1	TRISA0	1- 1111	46, 94		
SSP2BUF	MSSP2 Rece	vive Buffer/Tra	nsmit Register	ſ					xxxx xxxx	46, 154		
LATE ⁽²⁾	_	_	—	—	—		Latch Registe		xxx	46, 106		
LATD ⁽²⁾	PORTD Data	Latch Registe	er (Read and V	Vrite to Data L	atch)				xxxx xxxx	46, 103		
LATC	PORTC Data	Latch Registe	er (Read and V	Vrite to Data L	atch)				xxxx xxxx	46, 100		
LATB	PORTB Data	Latch Registe	er (Read and V	Vrite to Data L	atch)				xxxx xxxx	46, 97		
LATA	_	—	PORTA Data	Latch Registe	r (Read and V	Vrite to Data L	atch)		xx xxxx	46, 94		
SSP2ADD	MSSP2 Addr	ess Register in	n l ² C™ Slave	mode. MSSP2	Baud Rate R	eload Registe	r in I ² C Master	r mode.	0000 0000	46, 154		
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	46, 146, 156		
SSP2CON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	46, 147, 157		
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	46, 158		
PORTE ⁽²⁾	—	—	—	—	—	RE2 ⁽²⁾	RE1 ⁽²⁾	RE0 ⁽²⁾	xxx	46, 106		
PORTD ⁽²⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	46, 103		
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	46, 100		
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	46, 97		
PORTA	_	—	RA5	—	RA3	RA2	RA1	RA0	0- 0000	46, 94		

TABLE 5-2:	REGISTER FILE SUMMARY (PIC18F24J10/25J10/44J10/45J10) (CONTINUED)
------------	---

Legend: Note 1

d: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition
 1: See Section 4.4 "Brown-out Reset (BOR) (PIC18F2XJ10/4XJ10 Devices Only)".

These registers and/or bits are not implemented on 28-pin devices and are read as 'o'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 21-2 and Table 21-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

REGISTER 5-2: STATUS REGISTER

	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
	_		- <u> </u>			DC	С					
	bit 7							bit 0				
bit 7-5	Unimplem	nented: Read	. d as '0'									
bit 4	 N: Negative bit This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1). 1 = Result was negative 0 = Result was positive 											
bit 3	magnitude 1 = Overflo	low bit used for sign which cause ow occurred erflow occurr	es the sign b for signed a	oit (bit 7 of th	he result) to a	change state	e.	he 7-bit				
bit 2	Z: Zero bit											
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero 											
bit 1	DC: Digit Carry/borrow bit For ADDWF, ADDLW, SUBLW and SUBWF instructions:											
	 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result 											
	Note:	complemer	nt of the sec	cond operan	ed. A subtrac nd. For rotate ne source reg	e (RRF, RLF)						
bit 0	C: Carry/be	oorrow bit F, ADDLW, SUI	BLW and SU	BWF instruct	ions:							
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 											
	Note:	complemer	nt of the sec	cond operan	ed. A subtrac) instructions					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.4 Data Addressing Modes

Note:	The execution of some instructions in the				
	core PIC18 instruction set are changed				
	when the PIC18 extended instruction set is				
	enabled. See Section 5.5 "Data Memory				
	and the Extended Instruction Set" for				
	more information.				

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST configuration bit = 1). Its operation is discussed in greater detail in **Section 5.5.1 "Indexed Addressing with Literal Offset**".

5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

5.4.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General Purpose Register File") or a location in the Access Bank (Section 5.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

5.4.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;
NEXT	CLRF	POSTINC0	; Clear INDF
			; register then
			; inc pointer
	BTFSS	FSROH, 1	; All done with
			; Bank1?
	BRA	NEXT	; NO, clear next
CONTINUE			; YES, continue

5.4.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers; they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on it stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by that in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register, from FFh to 00h, carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).




FIGURE 5-7: INDIRECT ADDRESSING

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

5.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an address pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled in shown in Figure 5-8.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 21.2.1** "Extended Instruction Syntax".

FIGURE 5-8: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

Example Instruction: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

When 'a' = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations 060h to 07Fh (Bank 0) and F80h to FFFh (Bank 15) of data memory.

Locations below 60h are not available in this addressing mode.


When 'a' = 0 and $f \le 5Fh$:

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

When 'a' = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.



5.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE


The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 5.3.2 "Access Bank**"). An example of Access Bank remapping in this addressing mode is shown in Figure 5-9.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before.

5.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in **Section 21.2 "Extended Instruction Set"**.

FIGURE 5-9: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



NOTES:

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 1024 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase; therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.


Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 6-1: TABLE READ OPERATION



© 2006 Microchip Technology Inc.





6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is				
	read as '1'. This can indicate that a write				
	operation was prematurely terminated by				
	a Reset, or a write operation was				
	attempted improperly.				

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

REGISTER 6-1: EECON1: DATA EEPROM CONTROL REGISTER 1								
	U-0	U-0	U-0	R/W-0	R/W-x	R/W-0	R/S-0	U-0
		—	—	FREE	WRERR	WREN	WR	—
	bit 7							bit 0
bit 7-5	Unimplem	ented: Read	d as '0'					
bit 4	FREE: Flas	sh Row Eras	se Enable bi	t				
 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only 					and			
bit 3	WRERR: Flash Program/Data EEPROM Error Flag bit							
	 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation, or an improper write attempt) 0 = The write operation completed 							
bit 2	WREN: Flash Program/Data EEPROM Write Enable bit							
 1 = Allows write cycles to Flash program/data EEPROM 0 = Inhibits write cycles to Flash program/data EEPROM 								
bit 1	Control bit							
 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycl (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 								
bit 0								
Legend:								

Legend:				
R = Readable bit	W = Writable bit			
S = Bit can be set by softw	are, but not cleared	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 64 bytes is written to. For more detail, see **Section 6.5 "Writing to Flash Program Memory"**.


When an erase of program memory is executed, the 7 MSbs of the Table Pointer register (TBLPTR<21:10>) point to the 1024-byte block that will be erased. The Least Significant bits (TBLPTR<9:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer		
TBLRD* TBLWT*	TBLPTR is not modified		
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write		
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write		
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write		

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL		Load TBLPTR with the base address of the word
READ WORD				
_	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD_ODD		

6.4 Erasing Flash Program Memory

The minimum erase block is 1024 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 1024 bytes of program memory is erased. The Most Significant 7 bits of the TBLPTR<21:10> point to the block being erased. TBLPTR<9:0> are ignored.

The EECON1 register commands the erase operation. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
ERASE_ROW			
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

6.5 Writing to Flash Program Memory

The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: Unlike previous devices, the PIC18F45J10 family of devices does not reset the holding registers after a write occurs. The holding registers must be cleared or overwritten before a programming sequence.
 In order to maintain the endurance of the cells, each Flash byte should not be programmed more then twice between erase operations. Either a bulk or row erase of the target row is required before a third time.




FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY

6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- If the section of program memory to be written to has been programmed previously, then the memory will need to be erased before the write occurs (see 6.4.1 "Flash Program Memory Erase Sequence").
- 2. Write the 64 bytes into the holding registers with auto-increment.
- Set the EECON1 register for the write operation:
 set WREN to enable byte writes.
- 4. Disable interrupts.

- 5. Write 55h to EECON2.
- 6. Write 0AAh to EECON2.
- 7. Set the WR bit. This will begin the write cycle.
- The CPU will stall for duration of the write (about 2 ms using internal timer).
- 9. Re-enable interrupts.
- 10. Verify the memory (table read).

An example of the required code is shown in Example 6-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.

EXAMPLE 6-3:	WRITIN	G TO FLASH PROGRAI	
	MOVLW	CODE ADDR UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE ADDR HIGH	,
	MOVWF	TBLPTRH	
	MOVLW		
	MOVUW	CODE_ADDR_LOW	
EDIGE DIOGN	MOVWF	TBLPTRL	
ERASE_BLOCK	5.65		
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	MOVLW	D'16'	
	MOVWF	WRITE_COUNTER	; Need to write 16 blocks of 64 to write
		_	; one erase block of 1024
RESTART_BUFFER			
_	MOVLW	D'64'	
	MOVWF	COUNTER	
	MOVLW	BUFFER ADDR HIGH	; point to buffer
	MOVWF	FSROH –	· -
	MOVLW	BUFFER ADDR LOW	
	MOVWF	FSROL	
FILL BUFFER			
			; read the new data from I2C, SPI,
			; PSP, USART, etc.
WRITE BUFFER			
_	MOVLW	D'64	; number of bytes in holding register
	MOVWF	COUNTER	,
WRITE BYTE TO HRE	GS		
·····	MOVFF	POSTINCO, WREG	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+		; write data, perform a short write
	102.011		; to internal TBLWT holding register.
	DECESZ	COUNTER	; loop until buffers are full
	BRA	WRITE WORD TO HREGS	, the more thanks and tall
PROGRAM MEMORY	2.4.		
I ROOM I _ HERORY	BSF	EECON1, WREN	; enable write to memory
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	, arbabie incertapes
Required	MOVUW	EECON2	; write 55h
Sequence	MOVUW	0AAh	, WIICC 3311
pequence	MOVLW MOVWF	EECON2	; write OAAh
	BSF		; write UAAA ; start program (CPU stall)
		EECON1, WR	
	BSF	INTCON, GIE	; re-enable interrupts
	BCF	EECON1, WREN	; disable write to memory
	DEGEGE		dono with one write surly
		WRITE_COUNTER	; done with one write cycle
	BRA	RESTART_BUFFER	; if not done replacing the erase block

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 20.0** "**Special Features of the CPU**" for more detail.

6.6 Flash Program Operation During Code Protection

See Section 20.6 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU	bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)							43	
TBPLTRH	Program M	emory Table	Pointer H	ligh Byte (TE	BLPTR<15:8	>)			43
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)							43	
TABLAT	Program M	emory Table	Latch						43
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43
EECON2	EEPROM Control Register 2 (not a physical register)							45	
EECON1	—	—	—	FREE	WRERR	WREN	WR		45
IPR2	OSCFIP	CMIP	—	—	BCL1IP	—	_	CCP2IP	45
PIR2	OSCFIF	CMIF	—	—	BCL1IF	—	—	CCP2IF	45
PIE2	OSCFIE	CMIE	—	—	BCL1IE	—	_	CCP2IE	45

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

7.0 8 x 8 HARDWARE MULTIPLIER

7.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 7-1.

7.2 Operation

Example 7-1 shows the instruction sequence for an 8×8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 7-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 7-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1,	W	;	
MULWF	ARG2		;	ARG1 * ARG2 ->
			;	PRODH: PRODL

EXAMPLE 7-2: 8 x 8 SIGNED MULTIPLY ROUTINE

			•••••
MOVF	ARG1, W		
MULWF	ARG2	;	ARG1 * ARG2 ->
		;	PRODH: PRODL
BTFSC	ARG2, SB	;	Test Sign Bit
SUBWF	PRODH, F	;	PRODH = PRODH
		;	- ARG1
MOVF	ARG2, W		
BTFSC	ARG1, SB	;	Test Sign Bit
SUBWF	PRODH, F	;	PRODH = PRODH
		;	- ARG2

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
8 x 8 unsigned	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 μs	
	Hardware multiply	1	1	100 ns	400 ns	1 μs	
	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 μs	
16 v 16 uppigpod	Without hardware multiply	21	242	24.2 μs	96.8 μs	242 μs	
16 x 16 unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 μs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
	Hardware multiply	35	40	4.0 μs	16.0 μs	40 μs	

TABLE 7-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 7-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 7-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 7-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

=	
=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	$(ARG1L \bullet ARG2L)$

EXAMPLE 7-3:

16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
		PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	MOVF	ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;

Example 7-4 shows the sequence to do a 16 x 16 signed multiply. Equation 7-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 7-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L
$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
$(ARG1H \bullet ARG2L \bullet 2^8) +$
$(ARG1L \bullet ARG2H \bullet 2^8) +$
$(ARG1L \bullet ARG2L) +$
$(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$
$(-1 \bullet ARG1H < 7 > \bullet ARG2H:ARG2L \bullet 2^{16})$

EXAMPLE 7-4: 16 x 16 SIGNED MULTIPLY ROUTINE

		MOL	
	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	
	MOVFF	PRODL, RESO	
;		1110022, 11200	,
'	MOVF	ARG1H, W	
		ARG2H	; ARG1H * ARG2H ->
	MOTML	AKGZII	; PRODH:PRODL
	MOVEE	כסשם עתרמת	
		PRODH, RES3	
	MOVFF	PRODL, RES2	;
;	MOUTE	3DC11 14	
	MOVF	ARG1L, W	
	MOLWF.	ARG2H	; ARG1L * ARG2H ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
		PRODH, W	; products
		RES2, F	;
	CLRF		;
	ADDWFC	RES3, F	;
;			
		ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF.	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	BTFSS	ARG2H, 7	; ARG2H:ARG2L neg?
	BRA		; no, check ARG1
	MOVF	ARG1L, W	;
	SUBWF	RES2	;
		ARG1H, W	;
	SUBWFB		,
;			
, SIG	N ARG1		
		ARG1H, 7	; ARG1H:ARG1L neg?
	BRA	CONT CODE	; no, done
		ARG2L, W	;
	SUBWF	RES2	
		ARG2H, W	;
	SUBWFB		,
.	D MI D	1.000	
' ℃∩№	T CODE		
CON	_		
	:		

8.0 INTERRUPTS

Members of the PIC18F45J10 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are thirteen registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.


When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.





8.1 **INTCON Registers**

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

bit 7 **GIE/GIEH:** Global Interrupt Enable bit

When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high priority interrupts 0 = Disables all interrupts PEIE/GIEL: Peripheral Interrupt Enable bit bit 6 When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt bit 4 INTOIE: INTO External Interrupt Enable bit 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt bit 3 RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow **INTOIF:** INTO External Interrupt Flag bit bit 1 1 = The INT0 external interrupt occurred (must be cleared in software) 0 = The INT0 external interrupt did not occur bit 0 **RBIF:** RB Port Change Interrupt Flag bit 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state

Note: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 8-2: INTCON2: INTERRUPT CONTROL REGISTER 2

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP
bit 7							bit 0

bit 7 **RBPU:** PORTB Pull-up Enable bit

1 = All PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG0: External Interrupt 0 Edge Select bit

- 1 = Interrupt on rising edge
- 0 = Interrupt on falling edge

bit 5 INTEDG1: External Interrupt 1 Edge Select bit

- 1 = Interrupt on rising edge
- 0 = Interrupt on falling edge

bit 4 INTEDG2: External Interrupt 2 Edge Select bit

- 1 = Interrupt on rising edge
- 0 = Interrupt on falling edge
- bit 3 Unimplemented: Read as '0'

bit 2 TMR0IP: TMR0 Overflow Interrupt Priority bit

- 1 = High priority
- 0 = Low priority
- bit 1 Unimplemented: Read as '0'
- bit 0 **RBIP:** RB Port Change Interrupt Priority bit
 - 1 = High priority
 - 0 = Low priority

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 8-3:	INTCON3: INTERRUPT CONTROL REGISTER 3								
	R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	
	bit 7							bit 0	
bit 7			Interrupt Pri	ority bit					
	1 = High p 0 = Low pr	,							
bit 6	INT1IP: IN	T1 External	Interrupt Pri	ority bit					
	1 = High p 0 = Low pr	•							
bit 5	Unimplem	ented: Read	d as '0'						
bit 4	INT2IE: IN	T2 External	Interrupt En	able bit					
			external inte external inte						
bit 3	INT1IE: IN	T1 External	Interrupt En	able bit					
			external inte external inte	•					
bit 2	Unimplem	ented: Read	d as '0'						
bit 1	INT2IF: IN	T2 External	Interrupt Fla	g bit					
			interrupt oc interrupt did		t be cleared	in software))		
bit 0	INT1IF: IN	T1 External	Interrupt Fla	g bit					
			interrupt oc interrupt dic		t be cleared	in software))		
	Legend:								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

8.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 8-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

	arallel Slave Port Read/Write Interrupt Flag bit ⁽¹⁾
	d or a write operation has taken place (must be cleared in software) ad or write has occurred
Note:	This bit is not implemented on 28-pin devices and should be read as '0'.
ADIF: A/D	O Converter Interrupt Flag bit
	D conversion completed (must be cleared in software) \/D conversion is not complete
RCIF: EU	SART Receive Interrupt Flag bit
	EUSART receive buffer, RCREG, is full (cleared when RCREG is read) EUSART receive buffer is empty
TXIF: EU	SART Transmit Interrupt Flag bit
	EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) EUSART transmit buffer is full
SSP1IF: N	Aaster Synchronous Serial Port 1 Interrupt Flag bit
	ransmission/reception is complete (must be cleared in software) ng to transmit/receive
CCP1IF:	ECCP1/CCP1 Interrupt Flag bit
	<u>iode:</u> R1 register capture occurred (must be cleared in software) MR1 register capture occurred
Compare	mode:
0 = No TI	R1 register compare match occurred (must be cleared in software) MR1 register compare match occurred
<u>PWM moo</u> Unused ir	<u>de:</u> this mode.
TMR2IF:	TMR2 to PR2 Match Interrupt Flag bit
	2 to PR2 match occurred (must be cleared in software) MR2 to PR2 match occurred
TMR1IF:	TMR1 Overflow Interrupt Flag bit
1 = TMR	1 register overflowed (must be cleared in software) 1 register did not overflow

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 8-5:	PT REQUE	T REQUEST (FLAG) REGISTER 2						
	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0
	OSCFIF	CMIF	—	—	BCL1IF	_	—	CCP2IF
	bit 7							bit 0
bit 7			I Interrupt FI	•				
	1 = Device 0 = Device			nput has cha	anged to INT	OSC (must	be cleared i	n software)
bit 6		•	rrupt Flag b					
	 1 = Comparator input has changed (must be cleared in software) 0 = Comparator input has not changed 							
bit 5-4	Unimpleme	ented: Read	d as '0'					
bit 3	BCL1IF: Bu	us Collision	Interrupt Fla	g bit (MSSF	1 module)			
	1 = A bus o 0 = No bus		urred (must curred	be cleared i	n software)			
bit 2-1	Unimpleme	ented: Read	d as '0'					
bit 0	CCP2IF: CO	CP2 Interrup	ot Flag bit					
		1 register c	apture occui capture occ		e cleared in	software)		
	<u>Compare m</u> 1 = A TMR		ompare mat	ch occurred	(must be cle	ared in soft	ware)	
	0 = No TM	R1 register	compare ma					
	PWM mode							
	Unused in t	his mode.						
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unir	nplemented	bit, read as	'0'
	-n = Value	at POR	'1' = Bi	t is set	'0' = Bit	s cleared	x = Bit is	unknown
REGISTER 8-6:	PIR3: PER	RIPHERAL	INTERRU	PT REQUE	EST (FLAG) REGISTI	ER 3	

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
SSP2IF	BCL2IF	—	—	—	—	—	—
bit 7							bit 0

- bit 7 SSP2IF: Master Synchronous Serial Port 2 Interrupt Flag bit
 - 1 = The transmission/reception is complete (must be cleared in software)
 - 0 = Waiting to transmit/receive
- bit 6 BCL2IF: Bus Collision Interrupt Flag bit (MSSP2 module)
 - 1 = A bus collision occurred (must be cleared in software)
 - 0 = No bus collision occurred
- bit 5-0 Unimplemented: Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

8.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 8-7:	PIE1: PER	IPHERAL	INTERRUI	PT ENABL	E REGIST	ER 1		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
	bit 7							bit 0
						(4)		
bit 7			Port Read/W	-	ot Enable bit	(1)		
			ead/write int ead/write int	•				
	Note:	This bit is r	ot implemer	nted on 28-p	oin devices a	and should b	e read as 'o	
bit 6	ADIE: A/D	Converter li	nterrupt Ena	ble bit				
	1 = Enables 0 = Disable		•					
bit 5	RCIE: EUS	ART Receiv	/e Interrupt I	Enable bit				
			RT receive i RT receive	•				
bit 4	TXIE: EUS	ART Transn	nit Interrupt	Enable bit				
			RT transmit RT transmit					
bit 3	SSP1IE: Ma	aster Synch	ronous Seri	al Port 1 Inte	errupt Enabl	e bit		
	1 = Enables 0 = Disable							
bit 2	CCP1IE: E	CCP1/CCP	1 Interrupt E	nable bit				
			1/CCP1 inte					
			P1/CCP1 inte					
bit 1			2 Match Inte		e bit			
			to PR2 mat to PR2 mat					
bit 0	TMR1IE: TI	MR1 Overfle	ow Interrupt	Enable bit				
			overflow int overflow in					
	Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

131 ER 8-8:	PIEZ: PER	IPHERAL	INTERRU	PI ENABL	E REGIST	ER Z		
	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0
	OSCFIE	CMIE	_	—	BCL1IE	—	—	CCP2IE
	bit 7							bit 0
bit 7	OSCFIE: C 1 = Enable 0 = Disable		l Interrupt E	nable bit				
bit 6	CMIE: Com 1 = Enable 0 = Disable		rrupt Enabl	e bit				
bit 5-4	Unimplem	ented: Read	d as '0'					
bit 3	BCL1IE: B	us Collision	Interrupt En	able bit (MS	SP1 module	e)		
	1 = Enable 0 = Disable							
bit 2-1	Unimplem	ented: Read	d as '0'					
bit 0	CCP2IE: C	CP2 Interrup	ot Enable bi	t				
	1 = Enable 0 = Disable							
	Logondi]
	Legend:	h a b b	10/ 10	/witable bit	11 11-1-		hit upped c = "	2
	R = Reada	DIE DIT	VV = VV	/ritable bit	U = Unin	npiemented	bit, read as '	J

'1' = Bit is set

REGISTER 8-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

REGISTER 8-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
SSP2IE	BCL2IE	—	—	—	—	—	—
bit 7							bit 0

'0' = Bit is cleared

x = Bit is unknown

bit 7 SSP2IE: Master Synchronous Serial Port 2 Interrupt Enable bit

1 = Enabled

-n = Value at POR

- 0 = Disabled
- bit 6 BCL2IE: Bus Collision Interrupt Enable bit (MSSP2 module)
 - 1 = Enabled
 - 0 = Disabled

bit 5-0 Unimplemented: Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

8.4 **IPR Registers**

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 8-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP
	bit 7		-		-			bit (
7	PSPIP: Para	allel Slave	Port Read/W	/rite Interru	ot Priority bit	(1)		
	1 = High pr 0 = Low pri	•						
	Note:	This bit is r	not implemei	nted on 28-	oin devices a	and should b	e read as 'o	
6	ADIP: A/D (Converter I	nterrupt Prio	rity bit				
	1 = High pr	•						
_	0 = Low pri	•						
5			ve Interrupt	Priority bit				
	1 = High pr 0 = Low pri	•						
4	•	•	mit Interrupt	Driority bit				
4			nit interrupt	r nonty bit				
	1 = High pr 0 = Low pri	•						
3	•	•	nronous Seri	al Port 1 Int	errunt Priorit	tv hit		
0	1 = High pr	•				ly blt		
	0 = Low pri	,						
2	CCP1IP: EC	CCP1/CCP	1 Interrupt P	riority bit				
	1 = High pr	iority	-					
	0 = Low pri	ority						
1	TMR2IP: TN	MR2 to PR	2 Match Inte	rrupt Priority	y bit			
	1 = High pr	•						
	0 = Low pri	•						
0			ow Interrupt	Priority bit				
	1 = High pr	•						
	0 = Low pri	onty						

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	R/W-1	R/W1	U-0	U-0	R/W-1	U-0	U-0	R/W-1
	OSCFIP	CMIP	—	—	BCL1IP	—	—	CCP2IP
	bit 7							bit 0
bit 7	OSCFIP: O 1 = High pi 0 = Low pr	riority	l Interrupt P	riority bit				
bit 6	CMIP: Com 1 = High pi 0 = Low pr	riority	errupt Priorit	y bit				
bit 5-4	Unimpleme	ented: Read	d as '0'					
bit 3	BCL1IP: Bu 1 = High pu 0 = Low pr	riority	Interrupt Pri	iority bit (MS	SP1 module	e)		
bit 2-1	Unimpleme	ented: Read	d as '0'					
bit 0	CCP2IP: Co 1 = High pr 0 = Low pr	riority	pt Priority bi	t				
	Legend:							
	R = Reada	ole bit	W = W	/ritable bit	U = Unim	nplemented	bit, read as '	0'

'1' = Bit is set

REGISTER 8-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

DECICTED 8-12-	IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3
NEGISTEN 0-12.	IF NJ. FENIFIILNAL INTENNOFT FNIONITT NEGISTEN J

F	R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
S	SP2IP	BCL2IP	_	_	_	_	_	—
bit	7							bit 0

'0' = Bit is cleared

x = Bit is unknown

bit 7 **SSP2IP:** Master Synchronous Serial Port 2 Interrupt Priority bit

1 = High priority

-n = Value at POR

- 0 = Low priority
- bit 6 BCL2IP: Bus Collision Interrupt Priority bit (MSSP2 module)
 - 1 = High priority
 - 0 = Low priority

bit 5-0 Unimplemented: Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

RCON Register 8.5

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 8-13:	RCON: RESET CONTROL REGISTER						
	R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0
	IPEN	—	—	RI	TO	PD	POR
	bit 7						
bit 7	IPEN: Inter	rupt Priority	Enable bit				
		e priority leve		•			
	0 = Disable	e priority leve	els on interru	upts (PIC160	CXXX Comp	atibility mod	le)
bit 6-5	Unimplem	ented: Read	as '0'				
bit 4	RI: RESET	Instruction F	lag bit				
	For details	of bit operati	on, see Reg	ister 4-1.			
bit 3	TO: Watch	dog Timer Ti	me-out Flag	bit			
	For details	of bit operati	on, see Reg	ister 4-1.			
bit 2	PD: Power	-Down Deteo	tion Flag bit				
	For details	of bit operati	on, see Reg	ister 4-1.			
bit 1	POR: Powe	er-on Reset	Status bit				
	For details	of bit operati	on, see Reg	ister 4-1.			

BOR: Brown-out Reset Status bit bit 0 For details of bit operation, see Register 4-1.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

R/W-0 BOR bit 0

8.6 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt.

All external interrupts (INT0, INT1 and INT2) can wake-up the processor from the power-managed modes if bit INTxIE was set prior to going into the power-managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

8.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 10.0 "Timer0 Module" for further details on the Timer0 module.

8.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

8.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.3 "Data Memory Organization"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 8-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 8-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF MOVFF MOVFF	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR_TMEP located anywhere
; ; USER ;	ISR CODE	
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF		; Restore STATUS

NOTES:

9.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- Port register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 9-1.

FIGURE 9-1: GENERIC I/O PORT OPERATION



9.1 I/O Port Pin Capabilities

When developing an application, the capabilities of the port pins must be considered. Outputs on some pins have higher output drive strength than others. Similarly, some pins can tolerate higher than VDD input levels.

9.1.1 PIN OUTPUT DRIVE

The output pin drive strengths vary for groups of pins intended to meet the needs for a variety of applications. PORTB and PORTC are designed to drive higher loads, such as LEDs. All other ports are designed for small loads, typically indication only. Table 9-1 summarizes the output capabilities. Refer to **Section 23.0 "Electrical Characteristics"** for more details.

TABLE 9-1: OUTPUT DRIVE LEVELS

Port	Drive	Description		
PORTA				
PORTD	Minimum	Intended for indication.		
PORTE				
PORTB	High	Suitable for direct LED drive		
PORTC	High	levels.		

9.1.2 INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V; a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins should be avoided. Table 9-2 summarizes the input capabilities. Refer to **Section 23.0 "Electrical Characteristics"** for more details.


TABLE 9-2: INPUT VOLTAGE LEVELS

Port or Pin	Tolerated Input	Description
PORTA<5:0>		
PORTB<5:0>	VDD	Only VDD input levels
PORTC<1:0>	VUU	tolerated.
PORTE<2:0>		
PORTB<7:6>		Tolerates input levels
PORTC<7:2>	5.5V	above VDD, useful for
PORTD<7:0>		most standard logic.

9.1.3 INTERFACING TO A 5V SYSTEM

Though the VDDMAX of the PIC18F45J10 family is 3.6V, these devices are still capable of interfacing with 5V systems, even if the VIH of the target system is above 3.6V. This is accomplished by adding a pull-up resistor to the port pin (Figure 9-2), clearing the LAT bit for that pin and manipulating the corresponding TRIS bit (Figure 9-1) to either allow the line to be pulled high or to drive the pin low. Only port pins that are tolerant of voltages up to 5.5V can be used for this type of interface (refer to Section 9.1.2 "Input Pins and Voltage Considerations").

FIGURE 9-2: +5V SYSTEM HARDWARE INTERFACE



EXAMPLE 9-1: COMMUNICATING WITH THE +5V SYSTEM

BCF	LATD,	7	; set up LAT register so ; changing TRIS bit will ; drive line low
BCF BCF	- /		; send a 0 to the 5V system ; send a 1 to the 5V system

9.2 PORTA, TRISA and LATA Registers

PORTA is a 5-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch (LATA) register is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins RA3:RA0 and RA5 as A/D converter inputs is selected by clearing or setting the control bits in the ADCON1 register (A/D Control Register 1).

Pins RA0 and RA3 may also be used as comparator inputs and RA5 may be used as the C2 comparator output by setting the appropriate bits in the CMCON register. To use RA3:RA0 as digital inputs, it is also necessary to turn off the comparators.

Note:	On a Power-on Reset, RA5 and RA3:RA0
	are configured as analog inputs and read
	as '0'.

All PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 9-2: INITIALIZING PORTA

	-		
CLRF	PORTA	;	Initialize PORTA by
		;	clearing output
		;	data latches
CLRF	LATA	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	07h	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVWF	07h	;	Configure comparators
MOVWF	CMCON	;	for digital input
MOVLW	0CFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA<5:4> as outputs

Pin	Function	TRIS Setting	I/O	I/O Type	Description	
RA0/AN0	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.	
		1	Ι	TTL	PORTA<0> data input; disabled when analog input enabled.	
	AN0	1	I	ANA	A/D input channel 0 and Comparator C1- input. Default input configuration on POR; does not affect digital output.	
RA1/AN1	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.	
		1	-	TTL	PORTA<1> data input; disabled when analog input enabled.	
	AN1	1	I	ANA	A/D input channel 1 and Comparator C2- input. Default input configuration on POR; does not affect digital output.	
RA2/AN2/ Vref-/CVref	RA2	0	0	DIG	LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled.	
		1	Ι	TTL	PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled.	
	AN2 1		Ι	ANA	A/D input channel 2 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.	
	VREF- 1		Ι	ANA	A/D and comparator voltage reference low input.	
	CVREF	x	0	ANA	Comparator voltage reference output. Enabling this feature disa digital I/O.	
RA3/AN3/VREF+	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.	
		1	Ι	TTL	PORTA<3> data input; disabled when analog input enabled.	
	AN3	1	I	ANA	A/D input channel 3 and Comparator C1+ input. Default input configuration on POR.	
	VREF+	1	Ι	ANA	A/D and comparator voltage reference high input.	
RA5/AN4/SS1/	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.	
C2OUT		1	Ι	TTL	PORTA<5> data input; disabled when analog input enabled.	
	AN4	1	Ι	ANA	A/D input channel 4. Default configuration on POR.	
	SS1	1	Ι	TTL	Slave select input for MSSP1 (MSSP1 module).	
	C2OUT	0	0	DIG	Comparator 2 output; takes priority over port data.	
OSC2/CLKO	OSC2	x	0	ANA	Main oscillator feedback output connection (HS mode).	
	CLKO	x	0	DIG	System cycle clock output (Fosc/4) in RC and EC Oscillator modes.	
OSC1/CLKI	OSC1	x	Ι	ANA	Main oscillator input connection.	
	CLKI	x	Ι	ANA	Main clock input connection.	

TABLE 9-3: PORTA I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 9-4: SUMMARY OF REGISTERS ASSOCIATED	WITH PORTA
--	------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTA	—	_	RA5	_	RA3	RA2	RA1	RA0	46
LATA	_	_	PORTA Da	PORTA Data Latch Register (Read and Write to Data Latch)					
TRISA	_	_	TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0	46
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	44
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	45
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	45

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

9.3 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 9-3: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by ; clearing output ; data latches
CLRF	LATB	; Alternate method ; to clear output ; data latches
MOVLW	0Fh	; Set RB<4:0> as
MOVWF	ADCON1	; digital I/O pins
		; (required if config bit ; PBADEN is set)
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note:	On	а	Power-on	Reset,	RB4:RB0	are
					s by default	
	read	d a	s '0'; RB7:	RB5 are	e configured	d as
	digit	al i	nputs.			

By programming the configuration bit, PBADEN, RB4:RB0 will alternatively be configured as digital inputs on POR. Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep mode or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction).
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB3 can be configured by the configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module (CCP2MX = 0).

The RB5 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RB5/KBI1/T0CKI/C1OUT pin.

Pin	Function	TRIS Setting	I/O	l/O Type	Description
RB0/INT0/FLT0/	RB0	0	0	DIG	LATB<0> data output; not affected by analog input.
AN12		1	Ι	TTL	PORTB<0> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	INT0	1	Ι	ST	External interrupt 0 input.
	FLT0	1	-	ST	PWM Fault input (ECCP1/CCP1 module); enabled in software.
	AN12	1	Ι	ANA	A/D input channel 12. ⁽¹⁾
RB1/INT1/AN10	RB1	0	0	DIG	LATB<1> data output; not affected by analog input.
		1	Ι	TTL	PORTB<1> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	INT1	1	Ι	ST	External interrupt 1 input.
	AN10	1	Ι	ANA	A/D input channel 10. ⁽¹⁾
RB2/INT2/AN8	RB2	0	0	DIG	LATB<2> data output; not affected by analog input.
		1	-	TTL	PORTB<2> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	INT2	1	Ι	ST	External interrupt 2 input.
	AN8	1	Ι	ANA	A/D input channel 8. ⁽¹⁾
RB3/AN9/CCP2	RB3	0	0	DIG	LATB<3> data output; not affected by analog input.
		1	Ι	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	AN9	1	Ι	ANA	A/D input channel 9. ⁽¹⁾
	CCP2 ⁽²⁾	0	0	DIG	CCP2 compare and PWM output.
		1	Ι	ST	CCP2 capture input
RB4/KBI0/AN11	RB4	0	0	DIG	LATB<4> data output; not affected by analog input.
		1	-	TTL	PORTB<4> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	KBI0	1	Ι	TTL	Interrupt-on-change pin.
	AN11	1	Ι	ANA	A/D input channel 11. ⁽¹⁾
RB5/KBI1/T0CKI/	RB5	0	0	DIG	LATB<5> data output.
C1OUT		1	Ι	TTL	PORTB<5> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared.
	KBI1	1	Ι	TTL	Interrupt-on-change pin.
	TOCKI	1	Ι	ST	Timer0 clock input.
	C1OUT	0	0	DIG	Comparator 1 output; takes priority over port data.
RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output.
		1	Ι	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.
	KBI2	1	Ι	TTL	Interrupt-on-change pin.
	PGC	x	Ι	ST	Serial execution (ICSP™) clock input for ICSP and ICD operation. ⁽³⁾
RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.
		1	Ι	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.
	KBI3	1	Ι	TTL	Interrupt-on-change pin.
	PGD	x	0	DIG	Serial execution data output for ICSP and ICD operation. ⁽³⁾
		x	I	ST	Serial execution data input for ICSP and ICD operation. ⁽³⁾

TABLE 9-5: PORTB I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Configuration on POR is determined by the PBADEN configuration bit. Pins are configured as analog inputs by default when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate assignment for CCP2 when the CCP2MX configuration bit is '0'. Default assignment is RC1.

3: All other pin functions are disabled when ICSP or ICD are enabled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	46
LATB	PORTB Dat	PORTB Data Latch Register (Read and Write to Data Latch)							
TRISB	PORTB Dat	a Direction C	ontrol Regi	ster					46
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	_	RBIP	43
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	—	INT2IF	INT1IF	43
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	44

 TABLE 9-6:
 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

9.4 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 9-7). The pins have Schmitt Trigger input buffers. RC1 is normally configured by configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for additional information.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 9-4: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by ; clearing output
CLRF	LATC	; data latches ; Alternate method ; to clear output
MOVLW	0CFh	; data latches ; Value used to ; initialize data
MOVWF	TRISC	; direction ; Set RC<3:0> as inputs ; RC<5:4> as outputs ; RC<7:6> as inputs

Pin	Function	TRIS Setting	I/O	l/O Type	Description
RC0/T1OSO/	RC0	0	0	DIG	LATC<0> data output.
T1CKI		1	Ι	ST	PORTC<0> data input.
	T1OSO	х	x O ANA Timer1 oscillator output; Disables digital I/O.		Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.
	T1CKI	1	Ι	ST	Timer1 counter input.
RC1/T1OSI/CCP2	RC1	0	0	DIG	LATC<1> data output.
		1	Ι	ST	PORTC<1> data input.
	T1OSI	x	Η	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.
	CCP2 ⁽¹⁾	0	0	DIG	CCP2 compare and PWM output; takes priority over port data.
		1	Ι	ST	CCP2 capture input.
RC2/CCP1/P1A	RC2	0	0	DIG	LATC<2> data output.
		1	Ι	ST	PORTC<2> data input.
	CCP1	0	0	DIG	ECCP1/CCP1 compare or PWM output; takes priority over port data.
		1	Ι	ST	ECCP1/CCP1 capture input.
	P1A ⁽²⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.
RC3/SCK1/SCL1	RC3	0	0	DIG	LATC<3> data output.
		1	Ι	ST	PORTC<3> data input.
	SCK1	0	0	DIG	SPI™ clock output (MSSP1 module); takes priority over port data.
		1	Ι	ST	SPI clock input (MSSP1 module).
	SCL1	0	0	DIG	I ² C [™] clock output (MSSP1 module); takes priority over port data.
		1	Ι	I ² C/SMB	I ² C clock input (MSSP1 module); input type depends on module setting
RC4/SDI1/SDA1	RC4	0	0	DIG	LATC<4> data output.
		1	Ι	ST	PORTC<4> data input.
	SDI1	1	Ι	ST	SPI data input (MSSP1 module).
	SDA1	1	0	DIG	I ² C data output (MSSP1 module); takes priority over port data.
		1	Ι	I ² C/SMB	I ² C data input (MSSP1 module); input type depends on module setting
RC5/SDO1	RC5	0	0	DIG	LATC<5> data output.
		1	Ι	ST	PORTC<5> data input.
	SDO1	0	0	DIG	SPI data output (MSSP1 module); takes priority over port data.
RC6/TX/CK	RC6	0	0	DIG	LATC<6> data output.
		1	Ι	ST	PORTC<6> data input.
	ТХ	1	0	DIG	Asynchronous serial transmit data output (EUSART module); takes priority over port data. User must configure as output.
	СК	1	0	DIG	Synchronous serial clock output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial clock input (EUSART module).
RC7/RX/DT	RC7	0	0	DIG	LATC<7> data output.
		1	Ι	ST	PORTC<7> data input.
	RX	1	Ι	ST	Asynchronous serial receive data input (EUSART module).
	DT	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial data input (EUSART module). User must configure as an input.

TABLE 9-7: PORTC I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when the CCP2MX configuration bit is set. Alternate assignment is RB3.

2: Enhanced PWM output is available only on PIC18F44J10/45J10 devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	46
LATC	PORTC Data Latch Register (Read and Write to Data Latch)								46
TRISC	PORTC Da	ata Directio	n Control Re	egister					46

TABLE 9-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

9.5 PORTD, TRISD and LATD Registers

Note:	PORTD	is	only	available	in	40/44-pin
	devices.					

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Three of the PORTD pins are multiplexed with outputs P1B, P1C and P1D of the Enhanced CCP module. The operation of these additional PWM output pins is covered in greater detail in Section 14.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Note: On a Power-on Reset, these pins are configured as digital inputs.

PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See **Section 9.7** "**Parallel Slave Port**" for additional information on the Parallel Slave Port (PSP).

Note:	When the Enhanced PWM mode is used						
	with either dual or quad outputs, the PSP						
	functions of PORTD are automatically disabled.						

EXAMPLE 9-5: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by ; clearing output
CLRF	LATD	; data latches ; Alternate method ; to clear output ; data latches
MOVLW	0CFh	; Value used to ; initialize data : direction
MOVWF	TRISD	; Set RD<3:0> as inputs ; RD<5:4> as outputs ; RD<7:6> as inputs

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RD0/PSP0/SCK2/	RD0	0	0	DIG	LATD<0> data output.
SCL2		1		ST	PORTD<0> data input.
	PSP0	x	0	DIG	PSP read data output (LATD<0>); takes priority over port data.
		x	-	TTL	PSP write data input.
	SCK2	0	0	DIG	SPI™ clock output (MSSP2 module); takes priority over port data.
		1	-	ST	SPI clock input (MSSP2 module).
	SCL2	0	0	DIG	I ² C [™] clock output (MSSP2 module); takes priority over port data.
		1	1	I ² C/SMB	I ² C clock input (MSSP2 module); input type depends on module setting.
RD1/PSP1/SDI2/	RD1	0	0	DIG	LATD<1> data output.
SDA2		1	-	ST	PORTD<1> data input.
	PSP1	x	0	DIG	PSP read data output (LATD<1>); takes priority over port data.
		x		TTL	PSP write data input.
	SDI2	1		ST	SPI data input (MSSP2 module).
	SDA2	1	0	DIG	I ² C data output (MSSP2 module); takes priority over port data.
	02/12	1	<u> </u>	I ² C/SMB	I^2C data input (MSSP2 module); input type depends on module setting.
RD2/PSP2/SDO2	RD2	0	0	DIG	LATD<2> data output.
		1		ST	PORTD<2> data input.
	PSP2	x	0	DIG	PSP read data output (LATD<2>); takes priority over port data.
		x	1	TTL	PSP write data input.
	SDO2	0	0	DIG	SPI data output (MSSP2 module); takes priority over port data.
RD3/PSP3/SS2	RD3	0	0	DIG	LATD<3> data output.
	11D0	1		ST	PORTD<3> data input.
	PSP3	x	0	DIG	PSP read data output (LATD<3>); takes priority over port data.
		x		TTL	PSP write data input.
	SS2	1	1	TTL	Slave select input for MSSP2 (MSSP2 module).
RD4/PSP4	RD4	0	0	DIG	LATD<4> data output.
		1	1	ST	PORTD<4> data input.
	PSP4	x	0	DIG	PSP read data output (LATD<4>); takes priority over port data.
		x		TTL	PSP write data input.
RD5/PSP5/P1B	RD5	0	0	DIG	LATD<5> data output.
	1120	1	1	ST	PORTD<5> data input.
	PSP5	x	0	DIG	PSP read data output (LATD<5>); takes priority over port data.
		x		TTL	PSP write data input.
	P1B	0	0	DIG	ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events
RD6/PSP6/P1C	RD6	0	0	DIG	LATD<6> data output.
		1	I	ST	PORTD<6> data input.
	PSP6	x	0	DIG	PSP read data output (LATD<6>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
	P1C	0	0	DIG	ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown event
RD7/PSP7/P1D	RD7	0	0	DIG	LATD<7> data output.
		1	Ι	ST	PORTD<7> data input.
	PSP7	x	0	DIG	PSP read data output (LATD<7>); takes priority over port data.
		x	Ι	TTL	PSP write data input.
	P1D	0	0	DIG	ECCP1 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events

TABLE 9-9: PORTD I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 9-10:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTD
--------------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTD ⁽¹⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	46
LATD ⁽¹⁾	PORTD Da	ita Latch Re	gister (Rea	d and Write t	o Data Latc	h)			46
TRISD ⁽¹⁾	PORTD Da	ta Direction	Control Re	gister					46
TRISE ⁽¹⁾	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	46
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	45

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

Note 1: These registers are not available in 28-pin devices.

9.6 PORTE, TRISE and LATE Registers

Note:	PORTE	is	only	available	in	40/44-pin
	devices.					

Depending on the particular PIC18F45J10 family device selected, PORTE is implemented in two different ways.

For 40/44-pin devices, PORTE is a 4-bit wide port. Three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/ AN7) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as analog inputs, these pins will read as '0's.

The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset, RE2:RE0 are configured as analog inputs.

The upper four bits of the TRISE register also control the operation of the Parallel Slave Port. Their operation is explained in Register 9-1.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

EXAMPLE 9-6: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by ; clearing output
CLRF	LATE	; data latches ; Alternate method ; to clear output
MOVLW MOVWF	0Ah ADCON1	; data latches ; Configure A/D ; for digital inputs
MOVLW	03h	; Value used to ; initialize data ; direction
MOVWF	TRISE	; Set RE<0> as inputs ; RE<1> as outputs ; RE<2> as inputs

PIC18F45J10 FAMILY

TRISE RE	GISTER (40/44-PIN	DEVICES O	NLY)			
R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0
bit 7							bit 0
IBF: Input I	Buffer Full \$	Status bit					
			d waiting to be	read by the	e CPU		
OBF: Outp	ut Buffer Fu	ull Status bit					
	•		• •	ten word			
IBOV: Inpu	t Buffer Ov	erflow Dete	ct bit (in Micro	processor n	node)		
			usly input word	has not bee	en read (mus	t be cleared	in software)
PSPMODE	: Parallel S	lave Port M	ode Select bit				
Unimplem	ented: Rea	ad as '0'					
TRISE2: R	E2 Directio	n Control bi	t				
1 = Input 0 = Output							
TRISE1: R	E1 Directio	n Control bi	t				
1 = Input 0 = Output							
TRISE0: R	E0 Directio	n Control bi	t				
1 = Input 0 = Output							
Legend:							
R = Reada	ble bit	W = V	Vritable bit	U = Unim	plemented b	oit, read as '	0'
-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is	cleared	x = Bit is u	nknown
	R-0 IBF bit 7 IBF: Input I 1 = A word 0 = No word OBF: Outp 1 = The out 0 = The out IBOV: Input 1 = A write 0 = No ove PSPMODE 1 = Paralle 0 = Generat Unimplem TRISE2: R 1 = Input 0 = Output TRISE1: R 1 = Input 0 = Output TRISE0: R 1 = Input 0 = Output TRISE0: R 1 = Input 0 = Output R = Reada	R-0R-0IBFOBFbit 7IBF: Input Buffer Full S1 = A word has been0 = No word has been0 = No word has been0 = No word has been0 = The output Buffer Full1 = The output buffer S0 = The output buffer S0 = The output buffer OV1 = A write occurred wh0 = No overflow occurPSPMODE: Parallel S1 = Parallel Slave Por0 = General purpose IUnimplemented: ReaTRISE2: RE2 Directio1 = Input0 = OutputTRISE1: RE1 Directio1 = Input0 = OutputTRISE0: RE0 Directio1 = Input0 = Output	R-0R-0R/W-0IBFOBFIBOVbit 7IBF: Input Buffer Full Status bit1 = A word has been received and0 = No word has been received and0 = No word has been received and0 = No word has been received and0 = The output Buffer Full Status bit1 = The output buffer still holds a0 = The output buffer still holds a0 = The output buffer overflow Detect1 = A write occurred when a previou0 = No overflow occurredPSPMODE: Parallel Slave Port M1 = Parallel Slave Port mode0 = General purpose I/O modeUnimplemented: Read as '0'TRISE2: RE2 Direction Control bi1 = Input0 = OutputTRISE1: RE1 Direction Control bi1 = Input0 = OutputTRISE0: RE0 Direction Control bi1 = Input0 = OutputTRISE0: RE0 Direction Control bi1 = Input0 = OutputRegend:R = Readable bit $W = V$	R-0R-0R/W-0R/W-0IBFOBFIBOVPSPMODEbit 7IBF: Input Buffer Full Status bit1 = A word has been received and waiting to be0 = No word has been receivedOBF: Output Buffer Full Status bit1 = The output buffer still holds a previously writt0 = The output buffer has been readIBOV: Input Buffer Overflow Detect bit (in Microp1 = A write occurred when a previously input word0 = No overflow occurredPSPMODE: Parallel Slave Port Mode Select bit1 = Parallel Slave Port mode0 = General purpose I/O modeUnimplemented: Read as '0'TRISE2: RE2 Direction Control bit1 = Input0 = OutputTRISE1: RE1 Direction Control bit1 = Input0 = OutputTRISE0: RE0 Direction Control bit1 = Input0 = OutputR = Readable bitW = Writable bit	IBF OBF IBOV PSPMODE — bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received OBF: Output Buffer Full Status bit 1 = The output buffer Full Status bit 1 = The output buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer overflow Detect bit (in Microprocessor m 1 = A write occurred when a previously input word has not bee 0 = No overflow occurred PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode 0 = General purpose I/O mode Unimplemented: Read as '0' TRISE2: RE2 Direction Control bit 1 = Input 0 = Output TRISE1: RE1 Direction Control bit 1 = Input 0 = Output TRISE0: RE0 Direction Control bit 1 = Input 0 = Output TRISE0: RE0 Direction Control bit 1 = Input 0 = Output R = Readable bit W = Writable bit U = Unime	R-0 R-0 R/W-0 R/W-0 U-0 R/W-1 IBF OBF IBOV PSPMODE — TRISE2 bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received and waiting to be read by the CPU 0 = No word has been received OBF: Output Buffer Full Status bit 1 = The output buffer Full Status bit 1 = The output buffer roll Status bit 1 = The output buffer roll Status bit 1 = The output Buffer Overflow Detect bit (in Microprocessor mode) 1 = A write occurred when a previously input word has not been read (mustor of No overflow occurred PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode 0 = General purpose I/O mode Unimplemented: Read as '0' TRISE2: RE2 Direction Control bit 1 = Input 0 = Output TRISE0: RE0 Direction Control bit 1 = Input 0 = Output TRISE0: RE0 Direction Control bit 1 = Input 0 = Output R = Readable bit W = Writable bit U = Unimplemented for the formation of the formati	R-0 R-0 R/W-0 R/W-0 U-0 R/W-1 R/W-1 IBF OBF IBOV PSPMODE — TRISE2 TRISE1 bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received OBF: Output Buffer Full Status bit 1 = The output buffer Full Status bit 1 = The output buffer Full Status bit 1 = The output buffer row base need IBOV: Input Buffer Overflow Detect bit (in Microprocessor mode) 1 = A write occurred when a previously input word has not been read (must be cleared 0 = No overflow occurred PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode 0 = General purpose I/O mode Unimplemented: Read as '0' TRISE2: RE2 Direction Control bit 1 = Input 0 = Output TRISE0: RE0 Direction Control bit 1 = Input 0 = Output TRISE0: RE0 Direction Control bit 1 = Input 0 = Output R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

REGISTI

Pin	Function	TRIS Setting	I/O	l/O Type	Description		
RE0/RD/AN5	RE0	0	0	DIG	LATE<0> data output; not affected by analog input.		
		1	Ι	ST	PORTE<0> data input; disabled when analog input enabled.		
	RD	1	Ι	TTL	PSP read enable input (PSP enabled).		
	AN5	1	Ι	ANA	A/D input channel 5; default input configuration on POR.		
RE1/WR/AN6	RE1/WR/AN6 RE1 0 O		0	DIG	LATE<1> data output; not affected by analog input.		
		1	Ι	ST	PORTE<1> data input; disabled when analog input enabled.		
	WR	1	Ι	TTL	PSP write enable input (PSP enabled).		
	AN6	1	Ι	ANA	A/D input channel 6; default input configuration on POR.		
RE2/CS/AN7	RE2	0	0	DIG	LATE<2> data output; not affected by analog input.		
		1	Ι	ST	PORTE<2> data input; disabled when analog input enabled.		
CS 1 I TTL PSP write enable input (PSP enabled).		PSP write enable input (PSP enabled).					
AN7 1 I ANA A/D input channel 7; default input configuration on POR.					A/D input channel 7; default input configuration on POR.		

TABLE 9-11: PORTE I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 9-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTE ⁽¹⁾	_			—		RE2	RE1	RE0	46
LATE ⁽¹⁾			-	_	_	PORTE Da (Read and		-	46
TRISE ⁽¹⁾	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	46
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	44

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

Note 1: These registers are not available in 28-pin devices.

9.7 Parallel Slave Port

Note:	The Parallel Slave Port is only available in
	40/44-pin devices.


In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 9-1). Setting control bit, PSPMODE (TRISE<4>), enables PSP operation as long as the Enhanced CCP module is not operating in dual output or quad output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world.


The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit, PSPMODE, enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits, PFCG3:PFCG0 (ADCON1<3:0>), must also be set to a value in the range of '1010' through '1111'.

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The data in PORTD is read out and the OBF bit is clear. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the \overline{CS} or \overline{RD} lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for the control signals in Write and Read modes is shown in Figure 9-4 and Figure 9-5, respectively.





PIC18F45J10 FAMILY

FIGURE 9-5: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 9-13: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTD ⁽¹⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	46
LATD ⁽¹⁾	PORTD Da	ita Latch Reg	jister (Read	and Write to	Data Latch)			46
TRISD ⁽¹⁾	PORTD Da	ta Direction	Control Reg	ister					46
PORTE ⁽¹⁾	_	_	_	_		RE2	RE1	RE0	46
LATE ⁽¹⁾			—		—		ita Latch Re Write to Da		46
TRISE ⁽¹⁾	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	46
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	43
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45
ADCON1		_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	44

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

Note 1: These registers and/or bits are not implemented on 28-pin devices and should be read as '0'.

10.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable prescaler
- · Selectable clock source (internal or external)
- Edge select for external clock
- · Interrupt-on-overflow

The T0CON register (Register 10-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 10-1. Figure 10-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 10-1: T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

- bit 7 TMR0ON: Timer0 On/Off Control bit
 - 1 = Enables Timer0
 - 0 = Stops Timer0
- bit 6 **T08BIT**: Timer0 8-Bit/16-Bit Control bit
 - 1 = Timer0 is configured as an 8-bit timer/counter
 - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 **TOCS**: Timer0 Clock Source Select bit
 - 1 = Transition on T0CKI pin
 - 0 = Internal instruction cycle clock (CLKO)
- bit 4 TOSE: Timer0 Source Edge Select bit
 - 1 = Increment on high-to-low transition on T0CKI pin
 - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 **PSA**: Timer0 Prescaler Assignment bit
 - 1 = TImer0 prescaler is not assigned. Timer0 clock input bypasses prescaler.
 - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits
 - 111 = 1:256 Prescale value
 - 110 = 1:128 Prescale value
 - 101 = 1:64 Prescale value
 - 100 = 1:32 Prescale value
 - 011 = 1:16 Prescale value
 - 010 = 1:8 Prescale value
 - 001 = 1:4 Prescale value
 - 000 = 1:2 Prescale value

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

10.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the TOCS bit (TOCON<5>). In Timer mode (TOCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see **Section 10.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RB5/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

10.2 Timer0 Reads and Writes in 16-Bit Mode


TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 10-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 10-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)







10.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable. Its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

10.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

10.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before re-enabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TMR0L	Timer0 Reg	ner0 Register Low Byte						44	
TMR0H	Timer0 Reg	ister High By	⁄te						44
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	44
TRISA	—		TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0	46

 TABLE 10-1:
 REGISTERS ASSOCIATED WITH TIMER0

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Timer0.

PIC18F45J10 FAMILY

NOTES:

11.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 11-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 11-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 11-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

ISTER 11-1:	TICON:	TIMER1 C	CONTROL	REGISTER				
	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
	bit 7							bit 0
bit 7			Vrite Mode E			entin e		
		•			ne 16-bit oper vo 8-bit opera			
bit 6		-	em Clock Sta					
				Timer1 oscilla another sour				
bit 5-4	T1CKPS1	:T1CKPS0	: Timer1 Inp	ut Clock Pres	cale Select b	its		
	-	Prescale va						
		Prescale va Prescale va						
		Prescale va						
bit 3	T1OSCEN	I: Timer1 C	Oscillator Ena	ble bit				
			is enabled					
		1 oscillator			a turn a d aff t			
bit 2					e turned off to onization Sele	-	power drain	
DIL 2		$\frac{111101112x}{R1CS = 1:}$		input Synchit				
			ize external o	lock input				
	•		ernal clock in	put				
		<u>R1CS = 0:</u>				2400		
bit 1		•			ck when TMF	105 = 0.		
DIT			ock Source S		(I (on the risi	(appa pa		
		 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4) 						
bit 0	TMR10N	: Timer1 O	n bit					
		les Timer1						
	0 = Stops	Timer1						
	Legend:							
	R = Read	lable bit	W = '	Writable bit	U = Unim	plemented	bit, read as	0'
	-n = Value	e at POR	'1' =	Bit is set	'0' = Bit is	•	x = Bit is ι	
	L							

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

11.1 Timer1 Operation

Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction




FIGURE 11-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)




FIGURE 11-1: TIMER1 BLOCK DIAGRAM

cycle (FOSC/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

11.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 11-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

11.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical oscillator is shown in Figure 11-3. Table 11-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 11-3: EXTERNAL COMPONENTS FOR THE TIMER1 OSCILLATOR




TABLE 11-1: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR^(2,3,4)

Oscillator Type	Freq.	C1	C2				
LP	32 kHz	27 pF ⁽¹⁾	27 pF ⁽¹⁾				
	• 1: Microchip suggests these values as a starting point in validating the oscillator circuit.						
	Higher capacitance increases the stability of the oscillator but also increases the start-up time.						
	Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of externation components.						
4:	 Capacitor values are for design guid only. 						

11.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 3.0 "Power-Managed Modes"**.

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.


11.3.2 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 11-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 11-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

FIGURE 11-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



11.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).


11.5 Resetting Timer1 Using the ECCP/CCP Special Event Trigger

If ECCP1/CCP1 or CCP2 are configured to generate a Special Event Trigger in Compare mode (CCPxM3:CCPxM0 = 1011), this signal will reset Timer1. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 14.2.1 "Special Event Trigger"** for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.



11.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 11.3 "Timer1 Oscillator"** above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 11-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine which increments the seconds counter by one. Additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

RTCinit			
	MOVLW	80h	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1CON	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	i
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins, F	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	-
	RETURN		; No, done
	CLRF	hours	; Reset hours
	RETURN		; Done

EXAMPLE 11-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

TABLE 11-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45
TMR1L	Timer1 Register Low Byte								
TMR1H	Timer1 Register High Byte								44
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	44

Legend: Shaded cells are not used by the Timer1 module.

Note 1: These bits are not implemented on 28-pin devices and should be read as '0'.

PIC18F45J10 FAMILY

NOTES:

12.0 TIMER2 MODULE

The Timer2 timer module incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2-to-PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 12-1) which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 12-1.

12.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see **Section 12.2** "**Timer2 Interrupt**").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 12-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

- bit 7 Unimplemented: Read as '0'
- bit 6-3 T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale • • 1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

- 1 = Timer2 is on
- 0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

- 00 = Prescaler is 1
- 01 =Prescaler is 4
- lx = Prescaler is 16

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

12.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

12.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 15.0 "Master Synchronous Serial Port (MSSP) Module".




TABLE 12-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	43
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45
TMR2	Timer2 Register								
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	44
PR2	Timer2 Peri	iod Register							44

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are not implemented on 28-pin devices and should be read as '0'.

13.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F45J10 family devices all have two CCP (Capture/Compare/PWM) modules. Each module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register.

In 28-pin devices, the two standard CCP modules (CCP1 and CCP2) operate as described in this chapter. In 40/44-pin devices, CCP1 is implemented as an Enhanced CCP module (ECCP1) with standard Capture and Compare modes and Enhanced PWM modes. The Enhanced CCP implementation is discussed in **Section 14.0 "Enhanced Capture/Compare/PWM** (ECCP) Module". The Capture and Compare operations described in this chapter apply to all standard and Enhanced CCP modules.

Note: Throughout this section and Section 14.0 "Enhanced Capture/Compare/PWM (ECCP) Module", references to the register and bit names for CCP modules are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for CCP1, CCP2 or ECCP1. "CCPxCON" is used throughout these sections to refer to the module control register regardless of whether the CCP module is a standard or Enhanced implementation.

REGISTER 13-1: CCPxCON REGISTER (CCP1, CCP2 MODULES IN 28-PIN DEVICES)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0
 - Capture mode:
 - Unused.
 - Compare mode:
 - Unused.
 - PWM mode:

These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3-0 CCPxM3:CCPxM0: CCPx Mode Select bits

- 0000 = Capture/Compare/PWM disabled (resets CCPx module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode: initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit is set)
- 1001 = Compare mode: initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set)
- 1010 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set, CCPx pin reflects I/O state)
- 1011 = Compare mode: trigger special event, reset timer, start A/D conversion on CCPx match (CCPxIF bit is set)
- 11xx = PWM mode

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

13.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

13.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers 1 or 2, depending on the mode selected. Timer1 is available to modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode.

TABLE 13-1:ECCP/CCP MODE – TIMER
RESOURCE

ECCP/CCP Mode	Timer Resource			
Capture	Timer1			
Compare	Timer1			
PWM	Timer2			

Both modules may be active at any given time and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time. The interactions between the two modules are summarized in Figure 13-1 and Figure 13-2. In Timer1 in Asynchronous Counter mode, the capture operation will not work.

13.1.2 CCP2 PIN ASSIGNMENT

The pin assignment for CCP2 (Capture input, Compare and PWM output) can change, based on device configuration. The CCP2MX configuration bit determines which pin CCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the configuration bit is cleared, CCP2 is multiplexed with RB3.

Changing the pin assignment of CCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for CCP2 operation regardless of where it is located.

TABLE 13-2: INTERACTIONS BETWEEN ECCP1/CCP1 AND CCP2 FOR TIMER RESOURCES

CCP1 Mode	CCP2 Mode	Interaction
Capture	Capture	Each module uses TMR1 as the time base.
Capture	Compare	CCP2 can be configured for the Special Event Trigger to reset TMR1. Automatic A/D conversions on the trigger event can also be done. Operation of ECCP1/CCP1 will be affected.
Compare	Capture	ECCP1/CCP1 can be configured for the Special Event Trigger to reset TMR1. Operation of CCP2 will be affected.
Compare	Compare	Either module can be configured for the Special Event Trigger to reset TMR1. Automatic A/D conversions on the CCP2 trigger event can be done.
Capture	PWM ⁽¹⁾	None
Compare	PWM ⁽¹⁾	None
PWM ⁽¹⁾	Capture	None
PWM ⁽¹⁾	Compare	None
PWM ⁽¹⁾	PWM	Both PWMs will have the same frequency and update rate (TMR2 interrupt).

Note 1: Includes standard and Enhanced PWM operation.

13.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 register when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by the mode select bits, CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value.

13.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note:	If RB3/CCP2 or RC1/CCP2 is configured					
	as an output, a write to the port can cause					
	a capture condition.					

13.2.2 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.

13.2.3 CCP PRESCALER


There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCPxM3:CCPxM0). Whenever the CCP module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 13-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 13-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP2 SHOWN)

CLRF	CCP2CON	; Turn CCP module off
MOVLW	NEW_CAPT_PS	; Load WREG with the
		; new prescaler mode
		; value and CCP ON
MOVWF	CCP2CON	; Load CCP2CON with
		; this value

FIGURE 13-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



13.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against the TMR1 register value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

13.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCP2CON register will force						
	the RB3 or RC1 compare output latch						
	(depending on device configuration) to the						
	default low level. This is not the PORTB or						
	PORTC I/O data latch.						

13.3.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

13.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set.


13.3.4 SPECIAL EVENT TRIGGER

Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM3:CCPxM0 = 1011).

For either CCP module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

FIGURE 13-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43	
RCON	IPEN	—	_	RI	TO	PD	POR	BOR	42	
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45	
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45	
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45	
PIR2	OSCFIF	CMIF	_	_	BCL1IF	_	_	CCP2IF	45	
PIE2	OSCFIE	CMIE	_	_	BCL1IE	_	_	CCP2IE	45	
IPR2	OSCFIP	CMIP	_	_	BCL1IP	_	_	CCP2IP	45	
TRISB	PORTB Da	ata Direction	Control Re	gister					46	
TRISC	PORTC Da	ata Direction	Control Re	gister					46	
TMR1L	Timer1 Reg	gister Low B	yte						44	
TMR1H	Timer1 Reg	gister High E	Byte						44	
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	44	
CCPR1L	Capture/Co	ompare/PWI	M Register	1 Low Byte					45	
CCPR1H	Capture/Co	ompare/PWI	M Register	1 High Byte					45	
CCP1CON	P1M1 ⁽¹⁾	P1M1 ⁽¹⁾ P1M0 ⁽¹⁾ DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0								
CCPR2L	Capture/Compare/PWM Register 2 Low Byte								45	
CCPR2H	Capture/Co	Capture/Compare/PWM Register 2 High Byte								
CCP2CON		_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	45	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare or Timer1.

Note 1: These bits are not implemented on 28-pin devices and should be read as '0'.

13.4 PWM Mode

In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP2 pin is multiplexed with a PORTB or PORTC data latch, the appropriate TRIS bit must be cleared to make the CCP2 pin an output.





Figure 13-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 13.4.4 "Setup for PWM Operation"**.

FIGURE 13-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 13-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 13-4: PWM OUTPUT



13.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:


EQUATION 13-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set)
- The PWM duty cycle is latched from CCPRxL into CCPRxH



13.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 13-2:

PWM Duty Cycle = (CCPRxL:CCPxCON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 13-3:

PWM Resolution (max) =
$$\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP2 pin will not be cleared.

TABLE 13-4:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz
IADEE IV 4.	

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

13.4.3 PWM AUTO-SHUTDOWN (CCP1 ONLY)

The PWM auto-shutdown features of the Enhanced CCP module are also available to CCP1 in 28-pin devices. The operation of this feature is discussed in detail in **Section 14.4.7 "Enhanced PWM Auto-Shutdown"**.

Auto-shutdown features are not available for CCP2.

13.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCPx module for PWM operation.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43
RCON	IPEN	—	_	RI	TO	PD	POR	BOR	42
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45
TRISB	PORTB Da	ata Direction	Control Regi	ster					46
TRISC	PORTC Da	ata Direction	Control Regi	ister					46
TMR2	Timer2 Reg	gister							44
PR2	Timer2 Per	iod Register							44
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	44
CCPR1L	Capture/Co	ompare/PWN	1 Register 1	Low Byte					45
CCPR1H	Capture/Co	ompare/PWM	1 Register 1	High Byte					45
CCP1CON	P1M1 ⁽¹⁾	P1M0 ⁽¹⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	45
CCPR2L	Capture/Co	ompare/PWM	1 Register 2	Low Byte					45
CCPR2H	Capture/Compare/PWM Register 2 High Byte							45	
CCP2CON	—	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	45
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽¹⁾	PSSBD0(1)	45
ECCP1DEL	PRSEN	PDC6 ⁽¹⁾	PDC5 ⁽¹⁾	PDC4 ⁽¹⁾	PDC3 ⁽¹⁾	PDC2 ⁽¹⁾	PDC1 ⁽¹⁾	PDC0 ⁽¹⁾	45

TABLE 13-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

Note 1: These bits are not implemented on 28-pin devices and should be read as '0'.

14.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

Note:	The ECCP module is implemented only in
	40/44-pin devices.

In PIC18F44J10/45J10 devices, ECCP1 is implemented as a standard CCP module with Enhanced PWM capabilities. These include the provisions for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown

and restart. The Enhanced features are discussed in detail in **Section 14.4** "Enhanced PWM Mode". Capture, Compare and single output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the Enhanced CCP module is shown in Register 14-1. It differs from the CCP1CON register in PIC18F24J10/25J10 devices in that the two Most Significant bits are implemented to control PWM functionality.

REGISTER 14-1: CCP1CON REGISTER (ECCP1 MODULE, 40/44-PIN DEVICES)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

bit 7-6 P1M1:P1M0: Enhanced PWM Output Configuration bits

<u>If CCP1M3:CCP1M2 = 00, 01, 10:</u>

xx = P1A assigned as Capture/Compare input/output; P1B, P1C, P1D assigned as port pins If CCP1M3:CCP1M2 = <u>11</u>:

- 00 = Single output: P1A modulated; P1B, P1C, P1D assigned as port pins
- 01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive
- 10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins
- 11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4 **DC1B1:DC1B0**: PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L.

bit 3-0 CCP1M3:CCP1M0: Enhanced CCP Mode Select bits

- 0000 = Capture/Compare/PWM off (resets ECCP module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match
- 0011 = Capture mode
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP1 pin low, set output on compare match (set CCP1IF)
- 1001 = Compare mode, initialize CCP1 pin high, clear output on compare match (set CCP1IF)
- 1010 = Compare mode, generate software interrupt only, CCP1 pin reverts to I/O state
- 1011 = Compare mode, trigger special event (ECCP resets TMR1, sets CCP1IF bit)
- 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high
- 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low
- 1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high
- 1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18F45J10 FAMILY

In addition to the expanded range of modes available through the CCP1CON register and ECCP1AS register, the ECCP module has an additional register associated with Enhanced PWM operation and auto-shutdown features. It is:

• ECCP1DEL (Dead-Band Delay)

14.1 ECCP Outputs and Configuration

The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTC and PORTD. The outputs that are active depend on the ECCP operating mode selected. The pin assignments are summarized in Table 14-1.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits. The appropriate TRISC and TRISD direction bits for the port pins must also be set as outputs.

14.1.1 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP module can utilize Timers 1 or 2, depending on the mode selected. Timer1 is available for modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. Interactions between the standard and Enhanced CCP modules are identical to those described for standard CCP modules. Additional details on timer resources are provided in Section 13.1.1 "CCP Modules and Timer Resources".

14.2 Capture and Compare Modes

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP module are identical in operation to that of CCP2. These are discussed in detail in **Section 13.2 "Capture Mode"** and **Section 13.3 "Compare Mode"**. No changes are required when moving between 28-pin and 40/44-pin devices.

14.2.1 SPECIAL EVENT TRIGGER

The Special Event Trigger output of ECCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

14.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode, as described in **Section 13.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode, as in Table 14-1.

ECCP Mode	CCP1CON Configuration	RC2	RD5	RD6	RD7
		All 40/44-pin De	vices:		
Compatible CCP	00xx 11xx	CCP1	RD5/PSP5	RD6/PSP6	RD7/PSP7
Dual PWM	10xx 11xx	P1A	P1B	RD6/PSP6	RD7/PSP7
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D

TABLE 14-1: PIN ASSIGNMENTS FOR VARIOUS ECCP1 MODES

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 13.4.4 "Setup for PWM Operation" or Section 14.4.9 "Setup for PWM Operation". The latter is more generic and will work for either single or multi-output PWM.

14.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits of the CCP1CON register.

Figure 14-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the period boundary (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

14.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.


EQUATION 14-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
 - Note: The Timer2 postscaler (see Section 12.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 14-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



14.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L register contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the following equation:

EQUATION 14-2:

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation:

EQUATION 14-3:

PWM Resolution (max) = $\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$ bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

14.4.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 14.4** "**Enhanced PWM Mode**". The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 14-2.

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

	CCP1CON <7:6>	SIGNAL	0	Cycle	–► – Period ––––	PR2 + 1
00	(Single Output)	P1A Modulated		Delay ⁽¹⁾	Delay ⁽¹⁾	
		P1A Modulated				1 1
10	(Half-Bridge)	P1B Modulated		1 1 1	 	'
		P1A Active		 		
01	(Full-Bridge,	P1B Inactive				-
01	Forward)	P1C Inactive		1 1 1	1 1 	1 1 1
		P1D Modulated			— <u> </u>	
		P1A Inactive		1 1 1	1 1 1	1 1 1
11	(Full-Bridge,	P1B Modulated				1 1
	Reverse)	P1C Active				
		P1D Inactive				1 1

FIGURE 14-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

FIGURE 14-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

	CCP1CON	SIGNAL	0	- Duty Cycle -	- > '	PR2 + 1
	<7:6>				Period	 ;
00	(Single Output)	P1A Modulated		ļ		
		P1A Modulated				
10	(Half-Bridge)	P1B Modulated		Delay ⁽¹⁾	Delay ⁽¹⁾	İ
		P1A Active		1 1 1	1 1 	
01	(Full-Bridge,	P1B Inactive		, , , ,		
ÛI	Forward)	P1C Inactive		1 1 1		۱ ۱ ۱
		P1D Modulated				i
		P1A Inactive		1 1 T	1 1 	1 1 1
11	(Full-Bridge,	P1B Modulated				· · · · · · · · · · · · · · · · · · ·
	Reverse)	P1C Active		1 1 T	1 1 1	1 1 1
		P1D Inactive		1 T 1 1	1 	
Rela	ationships:					
• D		(PR2 + 1) * (TMR2 Pres (CCPR1L<7:0>:CCP1C ECCP1DEL<6:0>)			e Value)	
	e 1: Dead-band	d delay is programmed ι I d Delay").	sing the	ECCP1DEL registe	r (see Section 14.4	1.6 "Programmable

14.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 14-4). This mode can be used for half-bridge applications, as shown in Figure 14-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC6:PDC0, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 14.4.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 14-4: HALF-BRIDGE PWM OUTPUT






FIGURE 14-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



14.4.5 FULL-BRIDGE MODE


In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 14-6. P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2> and PORTD<7:5> data latches. The TRISC<2> and TRISD<7:5> bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.





PIC18F45J10 FAMILY

FIGURE 14-7: EXAMPLE OF FULL-BRIDGE APPLICATION



14.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows the user to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in the time interval, 4 Tosc * (Timer2 Prescale Value), before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS1:T2CKPS0 bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 14-8.

Note that in the Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 14-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 14-7), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:


- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.









© 2006 Microchip Technology Inc.

14.4.6 PROGRAMMABLE DEAD-BAND DELAY

Note:	Programmable	de	ad-band	delay	is	not
	implemented	in	28-pin	devices	5	with
	standard CCP	mo	dules.			

In half-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shootthrough current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the nonactive state to the active state. See Figure 14-4 for an illustration. Bits PDC6:PDC0 of the ECCP1DEL register (Register 14-2) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc). These bits are not available in 28-pin devices as the standard CCP module does not support half-bridge operation.

14.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs. A shutdown event can be caused by either of the comparator modules, a low level on the Fault input pin (FLT0) or any combination of these three sources. The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low digital signal on FLT0 can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (bits<6:4> of the ECCP1AS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCPAS3:ECCPAS0). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

REGISTER 14-2: ECCP1DEL: PWM DEAD-BAND DELAY REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PRSEN	PDC6 ⁽¹⁾	PDC5 ⁽¹⁾	PDC4 ⁽¹⁾	PDC3 ⁽¹⁾	PDC2 ⁽¹⁾	PDC1 ⁽¹⁾	PDC0 ⁽¹⁾
bit 7							bit 0

bit 7 PRSEN: PWM Restart Enable bit

- 1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically
- 0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM

bit 6-0 PDC6:PDC0: PWM Delay Count bits⁽¹⁾

Delay time, in number of FOSC/4 (4 * TOSC) cycles, between the scheduled and actual time for a PWM signal to transition to active.

Note 1: Reserved on 28-pin devices; maintain these bits clear.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 14-3:	ECCP1AS			JRE/COMP	ARE/PW	Μ Αυτο-	SHUTDOW	N
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽¹⁾	PSSBD0 ⁽¹⁾
	bit 7							bit 0
bit 7	ECCPASE:	ECCP Auto	-Shutdown I	Event Status	bit			
	1 = A shuto0 = ECCP			d; ECCP out	puts are in	shutdown	state	
bit 6-4	ECCPAS2:ECCPAS0: ECCP Auto-Shutdown Source Select bits 111 = FLT0, Comparator 1 or Comparator 2 110 = FLT0 or Comparator 2 101 = FLT0 or Comparator 1 100 = FLT0 011 = Either Comparator 1 or 2 010 = Comparator 2 output 001 = Comparator 1 output 000 = Auto-shutdown is disabled							
bit 3-2	<pre>PSSAC1:PSSAC0: Pins A and C Shutdown State Control bits 1x = Pins A and C are tri-state (40/44-pin devices); PWM output is tri-state (28-pin devices) 01 = Drive Pins A and C to '1' 00 = Drive Pins A and C to '0'</pre>							
bit 1-0	PSSBD1:PSSBD0: Pins B and D Shutdown State Control bits ⁽¹⁾ 1x = Pins B and D tri-state 01 = Drive Pins B and D to '1' 00 = Drive Pins B and D to '0' Note 1: Reserved on 28-pin devices; maintain these bits clear.							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

14.4.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with PRSEN = 1 (Figure 14-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCPASE bit is cleared. If PRSEN = 0 (Figure 14-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled
	while a shutdown condition is active.

Independent of the PRSEN bit setting, if the autoshutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

14.4.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 14-10: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)





FIGURE 14-11: PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)



14.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP module for PWM operation:

- 1. Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
- 3. If auto-shutdown is required:
 - Disable auto-shutdown (ECCPASE = 0)
 - Configure source (FLT0, Comparator 1 or Comparator 2)
 - Wait for non-shutdown condition
- 4. Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 5. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 6. For Half-Bridge Output mode, set the deadband delay by loading ECCP1DEL<6:0> with the appropriate value.
- 7. If auto-shutdown operation is required, load the ECCP1AS register:
 - Select the auto-shutdown sources using the ECCPAS2:ECCPAS0 bits.
 - Select the shutdown states of the PWM output pins using the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
 - Set the ECCPASE bit (ECCP1AS<7>).
 - Configure the comparators using the CMCON register.
 - Configure the comparator inputs as analog inputs.
- 8. If auto-restart operation is required, set the PRSEN bit (ECCP1DEL<7>).
- 9. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 10. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMRn overflows (TMRnIF bit is set).
 - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
 - Clear the ECCPASE bit (ECCP1AS<7>).

14.4.10 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the CCP1 pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from INTOSC and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power-managed modes, the selected power-managed mode clock will clock Timer2. Other power-managed mode clocks will most likely be different than the primary clock frequency.

14.4.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See the previous section for additional details.

14.4.11 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	43
RCON	IPEN	_		RI	TO	PD	POR	BOR	42
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45
PIR2	OSCFIF	CMIF	_	_	BCL1IF	_	_	CCP2IF	45
PIE2	OSCFIE	CMIE	_	_	BCL1IE	_	—	CCP2IE	45
IPR2	OSCFIP	CMIP	_	_	BCL1IP	—	—	CCP2IP	45
TRISB	PORTB Data Direction Control Register								46
TRISC	PORTC Data Direction Control Register								46
TRISD ⁽¹⁾	PORTD Da	ta Direction C	ontrol Registe	er					46
TMR1L	Timer1 Reg	ister Low Byte	Э						44
TMR1H	Timer1 Reg	ister High Byt	е						44
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	44
TMR2	Timer2 Reg	ister							44
T2CON		T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	44
PR2	Timer2 Peri	od Register							44
CCPR1L	Capture/Co	mpare/PWM I	Register 1 Lo	w Byte					45
CCPR1H	Capture/Compare/PWM Register 1 High Byte							45	
CCP1CON	P1M1 ⁽¹⁾	P1M0 ⁽¹⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	45
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽¹⁾	PSSBD0 ⁽¹⁾	45
ECCP1DEL	PRSEN	PDC6 ⁽¹⁾	PDC5 ⁽¹⁾	PDC4 ⁽¹⁾	PDC3 ⁽¹⁾	PDC2 ⁽¹⁾	PDC1 ⁽¹⁾	PDC0 ⁽¹⁾	45

TABLE 14-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

Note 1: These registers and/or bits are not implemented on 28-pin devices and should be read as '0'.

15.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

15.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI™)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with general address call)

The I^2C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

PIC18F24J10/25J10 (28-pin) devices have one MSSP module designated as MSSP1. PIC18F44J10/45J10 (40/44-pin) devices have two MSSP modules, designated as MSSP1 and MSSP2. Each module operates independently of the other.

Note:	Throughout this section, generic refer- ences to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names and module I/O
	signals use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required. Control bit names are not individuated.
	Control bit names are not inumudated.

15.2 Control Registers

Each MSSP module has three associated control registers. These include a status register (SSPxSTAT) and two control registers (SSPxCON1 and SSPxCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I^2C mode.

Additional details are provided under the individual sections.

Note:	In devices with more than one MSSP
	module, it is very important to pay close
	attention to SSPCON register names.
	SSP1CON1 and SSP1CON2 control
	different operational aspects of the same
	module, while SSP1CON1 and
	SSP2CON1 control the same features for
	two different modules.

15.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDOx) RC5/SDO1 or RD2/PSP2/SDO2
- Serial Data In (SDIx) RC4/SDI1/SDA1 or RD1/PSP1/SDI2/SDA2
- Serial Clock (SCKx) RC3/SCK1/SCL1 or RD0/PSP0/SCK2/SCL2


Additionally, a fourth pin may be used when in a Slave mode of operation:

 Slave Select (SSx) – RA5/AN4/SS1/C2OUT or RD3/PSP3/SS2

Figure 15-1 shows the block diagram of the MSSP module when operating in SPI mode.



MSSP BLOCK DIAGRAM (SPI™ MODE)



15.3.1 REGISTERS

Each MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPxCON1)
- MSSP Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSP Shift Register (SSPxSR) Not directly accessible

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

REGISTER 15-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI™ MODE)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
	SMP	CKE	D/A	Р	S	R/W	UA	BF
	bit 7							bit 0
bit 7 bit 6	0 = Input da <u>SPI Slave r</u> SMP must CKE: SPI 0	<u>mode:</u> ata sampled ata sampled	at middle o vhen SPI is bit	f data outpur	t time e mode.	tate		
		it occurs on						
	Note:	Polarity of c	lock state is	set by the (CKP bit (SS	PxCON1<4>	>).	
bit 5	D/A: Data// Used in I ² C	Address bit ; mode only.						
bit 4	P: Stop bit Used in I ² C cleared.	mode only.	This bit is c	leared wher	the MSSP	module is di	sabled, SS	PEN is
bit 3	S: Start bit Used in I ² C	; mode only.						
bit 2		/Write Inforn	nation bit					
bit 1	UA: Update Address bit Used in I ² C mode only.							
bit 0	 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPxBUF is full 0 = Receive not complete, SSPxBUF is empty 							
	Legend:							
	R = Readal	ble bit	W = Writab	le bit	U = Unimp	lemented bit	t, read as '0	,
	-n = Value a	at POR	'1' = Bit is s	set	'0' = Bit is	cleared	x = Bit is u	nknown

5-2:	SSPXCON	I1: MSSPx	CONTROL	. REGISTE	R 1 (SPI™	" MODE)		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
	bit 7							bit 0
oit 7	WCOL: Wr	ite Collision	Detect bit (T	ransmit mod	de only)			
		SPxBUF regine the cleared in ision		n while it is	still transmit	ting the prev	vious word	
oit 6	SSPOV: R	eceive Overf	low Indicato	r bit				
	of over must re	byte is receiv flow, the dat ead the SSP d in software	a in SSPxSI xBUF, even	R is lost. Ov	erflow can o	nly occur in	Slave mod	e. The user
	Note:	In Master transmissio						eption (and
oit 5	SSPEN: M	aster Synchr	onous Seria	l Port Enabl	e bit			
		s serial port					serial port p	ins
	Note:	When enab	led, these pi	ns must be	properly cor	figured as i	nput or outp	out.
oit 4	CKP: Clock	k Polarity Se	lect bit					
		te for clock i te for clock i	0					
oit 3-0	SSPM3:SS	SPM0: Maste	r Synchrond	ous Serial Po	ort Mode Se	lect bits		
	 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control disabled, SSx can be used as I/O pin 0100 = SPI Slave mode, clock = SCKx pin, SSx pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4 							
	Note: Bit combinations not specifically listed here are either reserved or implemented in I ² C mode only.							
	Legend:		10/ 10/	la h:4	11 1 ha taa		h maad (0	,
	R = Reada		W = Writab		-	lemented bi		
	-n = Value	at POR	'1' = Bit is s	et	'0' = Bit is o	cleared	x = Bit is u	nknown

REGISTER 15-2: SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI™ MODE)

15.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCKx is the clock output)
- Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

Each MSSP consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full detect bit BF (SSPxSTAT<0>) and the interrupt flag bit SSPxIF are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the

SSPxBUF register during transmission/reception of data will be ignored and the Write Collision detect bit, WCOL (SSPxCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPxBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF (SSPxSTAT<0>), indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPxBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 15-1 shows the loading of the SSP1BUF (SSP1SR) for data transmission.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various status conditions.

EXAMPLE 15-1: LOADING THE SSP1BUF (SSP1SR) REGISTER

LOOP	BTFSS	SSP1STAT, BF	;Has data been received (transmit complete)?
	BRA	LOOP	;No
	MOVF	SSP1BUF, W	;WREG reg = contents of SSP1BUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSP1BUF	;New data to xmit

15.3.3 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDIx is automatically controlled by the SPI module
- SDOx must have TRISC<5> (or TRISD<2>) bit cleared
- SCKx (Master mode) must have TRISC<3> (or TRISD<0>) bit cleared
- SCKx (Slave mode) must have TRISC<3> (or TRISD<0>) bit set
- SSx must have TRISA<5> (or TRISD<3>) bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

15.3.4 TYPICAL CONNECTION

Figure 15-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data





15.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx. The master determines when the slave (Processor 2, Figure 15-2) will broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPxCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 15-3, Figure 15-5 and Figure 15-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 15-3 shows the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.




FIGURE 15-3: SPI™ MODE WAVEFORM (MASTER MODE)

15.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit (SSPxCON1<4>).

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

15.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 04h). When the \overline{SSx} pin is low, transmission and reception are enabled and the


SDOx pin is driven. When the SSx pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with SSx pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the SSx pin is set to VDD.
 - 2: If the SPI is used in Slave mode with CKE set, then the SSx pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDOx pin can be connected to the SDIx pin. When the SPI needs to operate as a receiver, the SDOx pin can be configured as an input. This disables transmissions from the SDOx. The SDIx can always be left as an input (SDIx function) since it cannot create a bus conflict.

FIGURE 15-4: SLAVE SYNCHRONIZATION WAVEFORM



© 2006 Microchip Technology Inc.





FIGURE 15-6: SPI[™] MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



15.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTOSC source. See **Section 2.6 "Clock Sources and Oscillator Switching"** for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

15.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

15.3.10 BUS MODE COMPATIBILITY

Table 15-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI™ Mode	Control Bits State			
Terminology	СКР	CKE		
0, 0	0	1		
0, 1	0	0		
1, 0	1	1		
1, 1	1	0		

There is also an SMP bit which controls when the data is sampled.

15.3.11 SPI CLOCK SPEED AND MODULE INTERACTIONS

Because MSSP1 and MSSP2 are independent modules, they can operate simultaneously at different data rates. Setting the SSPM3:SSPM0 bits of the SSPxCON1 register determines the rate for the corresponding module.

An exception is when both modules use Timer2 as a time base in Master mode. In this instance, any changes to the Timer2 operation will affect both MSSP modules equally. If different bit rates are required for each module, the user should select one of the other three time base options for one of the modules.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	43
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45
PIR3	SSP2IF	BCL2IF	_	_	_	_	_	_	45
PIE3	SSP2IE	BCL2IE	_	_	_	—	—	—	45
IPR3	SSP2IP	BCL2IP	_	_	_	—	_	—	45
TRISA	—		TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0	46
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	46
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	46
SSP1BUF	MSSP1 Re	ceive Buffer	/Transmit R	egister					44
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	44
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	44
SSP2BUF MSSP2 Receive Buffer/Transmit Register								46	
SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	46
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	46

TABLE 15-2: REGISTERS ASSOCIATED WITH SPI™ OPERATION

Legend: Shaded cells are not used by the MSSP module in SPI[™] mode.

Note 1: These registers and/or bits are not implemented on 28-pin devices and should be read as '0'.


15.4 I²C Mode

The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCLx) RC3/SCK1/SCL1 or RD0/PSP0/SCK2/SCL2
- Serial data (SDAx) RC4/SDI1/SDA1 or RD1/PSP1/SDI2/SDA2

The user must configure these pins as inputs by setting the TRISC<4:3> or TRISD<1:0> bits.



15.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPxCON1)
- MSSP Control Register 2 (SSPxCON2)
- MSSP Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSP Shift Register (SSPxSR) Not directly accessible
- MSSP Address Register (SSPxADD)

SSPxCON1, SSPxCON2 and SSPxSTAT are the control and status registers in I²C mode operation. The SSPxCON1 and SSPxCON2 registers are readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper 2 bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

SSPxADD register holds the slave device address when the MSSP is configured in I^2C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPxADD act as the Baud Rate Generator reload value.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

R/W-0 R/W-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 SMP CKE D/Ā P S R/W UA BF bit 7 bit 7 SMP: Slew Rate Control bit In Master or Slave mode: 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz) bit 6 CKE: SMBus Select bit CKE CKE CKE CKE CKE
bit 7 bit bit 7 bit SMP: Slew Rate Control bit <u>In Master or Slave mode:</u> 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz)
 bit 7 SMP: Slew Rate Control bit <u>In Master or Slave mode:</u> 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz)
In Master or Slave mode: 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz)
In Master or Slave mode: 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz)
 I = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz)
 Slew rate control enabled for High-Speed mode (400 kHz)
bit 6 CKE: SMBus Select bit
In Master or Slave mode:
1 = Enable SMBus specific inputs0 = Disable SMBus specific inputs
bit 5 D/A: Data/Address bit
In Master mode:
Reserved.
In Slave mode:
 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address
bit 4 P: Stop bit
1 = Indicates that a Stop bit has been detected last
0 = Stop bit was not detected last
Note: This bit is cleared on Reset and when SSPEN is cleared.
bit 3 Start bit
1 = Indicates that a Start bit has been detected last
0 = Start bit was not detected last
Note: This bit is cleared on Reset and when SSPEN is cleared.
bit 2 R/W: Read/Write Information bit (I ² C mode only)
In Slave mode: 1 = Read
0 = Write
Note: This bit holds the R/\overline{W} bit information following the last address match. This bit i only valid from the address match to the next Start bit, Stop bit or not ACK bit.
In Master mode:
 1 = Transmit is in progress 0 = Transmit is not in progress
Note: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP i
in Active mode.
bit 1 UPdate Address bit (10-bit Slave mode only)
1 = Indicates that the user needs to update the address in the SSPxADD register
0 = Address does not need to be updated
bit 0 BF: Buffer Full Status bit
In Transmit mode: 1 = SSPxBUF is full
0 = SSPxBUF is empty
In Receive mode:
 1 = SSPxBUF is full (does not include the ACK and Stop bits) 0 = SSPxBUF is empty (does not include the ACK and Stop bits)
Legend:
R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 15-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C[™] MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
bit 7							bit 0

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPxBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software)
- 0 = No collision

In Slave Transmit mode:

- 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

In Receive mode (Master or Slave modes):

This is a "don't care" bit.

bit 6 SSPOV: Receive Overflow Indicator bit

In Receive mode:

- 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode.

- bit 5 SSPEN: Master Synchronous Serial Port Enable bit
 - 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins
 - 0 = Disables serial port and configures these pins as I/O port pins
 - **Note:** When enabled, the SDAx and SCLx pins must be properly configured as input or output.
- bit 4 **CKP:** SCKx Release Control bit
 - In Slave mode:
 - 1 = Release clock
 - 0 = Holds clock low (clock stretch), used to ensure data setup time
 - In Master mode:

Unused in this mode.

bit 3-0 SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits

 $1111 = I^2C$ Slave mode, 10-bit address with Start and Stop bit interrupts enabled

- $1110 = I^2C$ Slave mode, 7-bit address with Start and Stop bit interrupts enabled
 - $1011 = I^2C$ Firmware Controlled Master mode (Slave Idle)
 - $1000 = I^2C$ Master mode, clock = Fosc/(4 * (SSPxADD + 1))
 - 0111 = I^2C Slave mode, 10-bit address
 - $0110 = I^2C$ Slave mode, 7-bit address

Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	R/W-0	R/W-0	R/W-0	REGISTER	•	R/W-0	R/W-0	
				ACKEN ⁽¹⁾	R/W-0 RCEN ⁽¹⁾	PEN ⁽¹⁾	R/W-0 RSEN ⁽¹⁾	R/W-0 SEN ⁽¹⁾
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	
	bit 7							bit 0
bit 7		neral Call En	-	-	-			
		interrupt whe al call address	-	call address	(0000h) is r	eceived in	the SSPxSI	2
bit 6	ACKSTAT:	Acknowledge	e Status bit (Master Trans	mit mode o	nly)		
		wledge was n wledge was re						
bit 5	ACKDT: A	cknowledge D	ata bit (Mas	ster Receive r	mode only)			
	1 = Not Ac 0 = Acknow							
	Note:	Value that w the end of a		itted when the	e user initiat	es an Ack	nowledge s	equence at
bit 4	ACKEN: A	cknowledge S	Sequence E	nable bit (Mas	ster Receive	mode on	ly) ⁽¹⁾	
	Autom	e Acknowledg atically cleare wledge seque	d by hardwa		nd SCLx pin	is and tra	nsmit ACKD	T data bit.
bit 3	RCEN: Re	ceive Enable	bit (Master r	mode only) ⁽¹⁾				
	1 = Enables Receive mode for I^2C 0 = Receive Idle							
bit 2	PEN: Stop Condition Enable bit (Master mode only) ⁽¹⁾							
		Stop conditio	n on SDAx a	and SCLx pin	s. Automatio	cally clear	ed by hardw	are.
bit 1		peated Start C Repeated S				• ·	tomatically	cleared by
	hardw 0 = Repea	are. ated Start con	dition Idle					
bit 0	SEN: Start	Condition En	able/Stretch	Enable bit ⁽¹⁾				
		<u>node:</u> Start conditio ondition Idle	n on SDAx a	and SCLx pin	s. Automatio	cally clear	ed by hardw	are.
		<u>ode:</u> stretching is e stretching is d		oth slave trar	nsmit and sla	ave receiv	e (stretch er	abled)
	Note 1:	For bits ACK		PEN, RSEN, et (no spoolin				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.4.2 OPERATION

The MSSP module functions are enabled by setting the MSSP Enable bit, SSPEN (SSPxCON1<5>).

The SSPxCON1 register allows control of the I^2C operation. Four mode selection bits (SSPxCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = (Fosc/4) x (SSPxADD + 1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCLx and SDAx pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCLx and SDAx pins.

15.4.3 SLAVE MODE

In Slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<4:3> or TRISD<1:0> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I^2C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPxBUF register with the received value currently in the SSPxSR register.

Any combination of the following <u>conditions</u> will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPxSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was received.

In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit SSPxIF is set. The BF bit is cleared by reading the SSPxBUF register, while bit SSPOV is cleared through software.

The SCLx clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

15.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPxSR register. All incoming bits are sampled with the rising edge of the clock (SCLx) line. The value of register SSPxSR<7:1> is compared to the value of the SSPxADD register. The address is compared on the falling edge of the eighth clock (SCLx) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPxSR register value is loaded into the SSPxBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPxIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCLx pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPxSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPxIF, BF and UA (SSPxSTAT<1>) are set).
- 2. Update the SSPxADD register with second (low) byte of address (clears bit UA and releases the SCLx line).
- 3. Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.
- 4. Receive second (low) byte of address (bits SSPxIF, BF and UA are set).
- 5. Update the SSPxADD register with the first (high) byte of address. If match releases SCLx line, this will clear bit UA.
- 6. Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPxIF and BF are set).
- 9. Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.

15.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPxSTAT<0>) is set, or bit SSPOV (SSPxCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPxCON2<0> = 1), SCKx/SCLx (RC3 or RD0) will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See **Section 15.4.4** "**Clock Stretching**" for more details.


15.4.3.3 Transmission


When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The ACK pulse will be sent on the ninth bit and pin RC3 or RD6 is held low, regardless of SEN (see Section 15.4.4 "Clock Stretching" for more details). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then pin RC3 or RD0 should be enabled by setting bit, CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 15-9).


The ACK pulse from the master-receiver is latched on the rising edge of the <u>ninth</u> SCLx input pulse. If the SDAx line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPxSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, pin RC3 or RD0 must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.









15.4.4 CLOCK STRETCHING

Both 7-bit and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPxCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCLx pin to be held low at the end of each data receive sequence.

15.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPxCON1 register is automatically cleared, forcing the SCLx output to be held low. The CKP being cleared to '0' will assert the SCLx line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the SSPxBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 15-13).

- Note 1: If the user reads the contents of the SSPxBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

15.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPxADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPxADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPxBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

15.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

The 7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock, if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the SSPxBUF before the master device can initiate another transmit sequence (see Figure 15-9).

- Note 1: If the user loads the contents of SSPxBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
 - **2:** The CKP bit can be set in software regardless of the state of the BF bit.


15.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 15-11).


15.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has

already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2 C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 15-12).









15.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 15-15).





15.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPxCON1 and by setting the SSPEN bit. In Master mode, the SCLx and SDAx lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Assert a Repeated Start condition on SDAx and SCLx.
- 3. Write to the SSPxBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDAx and SCLx.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPxIF, to be set (and MSSP interrupt, if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start




FIGURE 15-16: MSSP BLOCK DIAGRAM (I²C[™] MASTER MODE)

15.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I^2C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 15.4.7** "**Baud Rate**" for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>).
- SSPxIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPxBUF with the slave address to transmit.
- 4. Address is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 7. The user loads the SSPxBUF with eight bits of data.
- 8. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

15.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPxADD register (Figure 15-17). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to '0' and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCLx pin will remain in its last state. Table 15-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

15.4.7.1 Baud Rate and Module Interdependence

Because MSSP1 and MSSP2 are independent, they can operate simultaneously in I²C Master mode at different baud rates. This is done by using different BRG reload values for each module.

Because this mode derives its basic clock source from the system clock, any changes to the clock will affect both modules in the same proportion. It may be possible to change one or both baud rates back to a previous value by changing the BRG reload value.

FIGURE 15-17: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 15-3: I²C[™] CLOCK RATE w/BRG

Fcy	Fcy * 2	BRG Value	FscL (2 Rollovers of BRG)
10 MHz	20 MHz	18h	400 kHz ⁽¹⁾
10 MHz	20 MHz	1Fh	312.5 kHz
10 MHz	20 MHz	63h	100 kHz
4 MHz	8 MHz	09h	400 kHz ⁽¹⁾
4 MHz	8 MHz	0Ch	308 kHz
4 MHz	8 MHz	27h	100 kHz
1 MHz	2 MHz	02h	333 kHz ⁽¹⁾
1 MHz	2 MHz	09h	100 kHz
1 MHz	2 MHz	00h	1 MHz ⁽¹⁾


Note 1: The I²C[™] interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

15.4.7.2 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the

SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 15-18).





15.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPxCON2<0>). If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit (SSPxSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPxCON2<0>) will be automatically cleared by hardware. The Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs. The Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

15.4.8.1 WCOL Status Flag

If the user writes the SSPxBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete.




FIGURE 15-19: FIRST START BIT TIMING

15.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPxCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPxADD<6:0> and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. Following this, the RSEN bit (SSPxCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit (SSPxSTAT<3>) will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDAx is sampled low when SCLx goes from low-to-high.
 - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPxIF bit getting set, the user may write the SSPxBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

15.4.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPxCON2 is disabled until the Repeated Start condition is complete.

FIGURE 15-20: REPEATED START CONDITION WAVEFORM



15.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted (see data hold time specification parameter 106). SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high (see data setup time specification parameter 107). When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared; if not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 15-21).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPxCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

15.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPxSTAT<0>) is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

15.4.10.2 WCOL Status Flag

If the user writes to the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur) after 2 TcY after the SSPxBUF write. If SSPxBUF is rewritten within 2 TcY, the WCOL bit is set and SSPxBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL is clear after each write to SSPxBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software.

15.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPxCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge $(\overline{ACK} = 1)$. A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

15.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPxCON2<3>).

Note:	The MSSP module must be in an Idle state
	before the RCEN bit is set or the RCEN bit
	will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPxCON2<4>).

15.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.


15.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

15.4.11.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





15.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 15-23).

15.4.12.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

15.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 15-24).

15.4.13.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 15-23: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 15-24: STOP CONDITION RECEIVE OR TRANSMIT MODE



15.4.14 SLEEP OPERATION

While in Sleep mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

15.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

15.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPxSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

15.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF and reset the I²C port to its Idle state (Figure 15-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 15-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



15.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 15-26).
- b) SCLx is sampled low before SDAx is asserted low (Figure 15-27).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- the Start condition is aborted;
- the BCLxIF flag is set; and
- the MSSP module is reset to its Idle state (Figure 15-26).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded from SSPxADD<6:0> and counts down to '0'. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 15-28). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to '0'. If the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

FIGURE 15-26: BUS COLLISION DURING START CONDITION (SDAx ONLY)




FIGURE 15-27: BUS COLLISION DURING START CONDITION (SCLx = 0)





FIGURE 15-28: BRG RESET DUE TO SDAX ARBITRATION DURING START CONDITION



15.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDAx when SCLx goes from low level to high level.
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD<6:0> and counts down to '0'. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled.

If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', see Figure 15-29). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.


If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 15-30).

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 15-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







15.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD<6:0> and counts down to '0'. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 15-31). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 15-32).

FIGURE 15-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 15-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43		
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45		
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45		
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45		
PIR2	OSCFIF	CMIF	_	_	BCL1IF	_	_	CCP2IF	45		
PIE2	OSCFIE	CMIE	_	_	BCL1IE	_	_	CCP2IE	45		
IPR2	OSCFIP	CMIP	_	_	BCL1IP	_	_	CCP2IP	45		
PIR3	SSP2IF	BCL2IF	_	_	_	_	_	_	45		
PIE3	SSP2IE	BCL2IE	_	_	_	_	_	_	45		
IPR3	SSP2IP	BCL2IP	_					—	45		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	46		
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	46		
SSP1BUF	MSSP1 Re	ceive Buffer	Transmit R	egister					44		
SSP1ADD	MSSP1 Ad MSSP1 Ba	dress Regist ud Rate Rele	ter (I ² C™ S bad Registe	lave mode). er (l ² C Maste	er mode).				44		
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	44		
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	44		
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	44		
SSP2BUF	MSSP2 Re	ceive Buffer/	/Transmit R	egister					46		
SSP2ADD		MSSP2 Address Register (I ² C Slave mode). MSSP2 Baud Rate Reload Register (I ² C Master mode).									
SSP2CON1	WCOL	SSPOV							46		
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	46		
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	46		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I^2C^{TM} mode.

NOTES:

16.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of the two serial I/O modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a halfduplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full duplex) with:
 - Auto-wake-up on character reception
 - Auto-baud calibration
 - 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The pins of the Enhanced USART are multiplexed with PORTC. In order to configure RC6/TX/CK and RC7/RX/DT as an EUSART:

- bit SPEN (RCSTA<7>) must be set (= 1)
- bit TRISC<7> must be set (= 1)
- bit TRISC<6> must be set (= 1)

Note: The EUSART control will automatically reconfigure the pin from input to output as needed.

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These are detailed on the following pages in Register 16-1, Register 16-2 and Register 16-3, respectively.

R 16-1:	TXSTA: TI	RANSMITS	STATUS A	ND CONT	ROL REGI	STER							
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0					
	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D					
	bit 7							bit 0					
bit 7	CSRC: Clo	ck Source S	elect bit										
	Asynchronous mode: Don't care. Synchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source)												
bit 6	1 = Selects	Transmit Ena 9-bit transm 8-bit transm	nission										
bit 5	TXEN: Trai 1 = Transm 0 = Transm		e bit										
	Note:	SREN/CRE	N overrides	TXEN in Sy	/nc mode.								
bit 4	SYNC: EU	SART Mode	Select bit										
	-	onous mode ironous mod											
bit 3	SENDB: S	end Break C	haracter bit										
					ared by har	dware upon	completion)						
	<u>Synchrono</u> Don't care.												
bit 2	BRGH: Hig	h Baud Rate	e Select bit										
	Asynchrono 1 = High sp 0 = Low sp	beed											
	<u>Synchrono</u> Unused in	us mode:											
bit 1	TRMT: Tra	nsmit Shift R	egister Stat	us bit									
	1 = TSR er 0 = TSR fu												
bit 0	TX9D: 9th	bit of Transm	nit Data										
	Can be add	dress/data bi	t or a parity	bit.									
	Legend:]					
	R = Reada	ble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as '0	,					

REGISTER

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

REGISTER 16-2:	RCSTA: R	ECEIVE S	TATUS AN	ID CONTR	OL REGIS	TER							
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x					
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D					
	bit 7							bit 0					
bit 7		ial Port Ena											
			(configures d (held in Re		TX/CK pins	as serial po	ort pins)						
bit 6		Receive Ena											
		1 = Selects 9-bit reception2 = Selects 8-bit reception											
bit 5	SREN: Sin	gle Receive	Enable bit										
	Asynchron Don't care.												
		us mode – N											
		es single rec											
		es single reo leared after	reception is	complete.									
		us mode – S	-										
	Don't care.												
bit 4	CREN: Co	ntinuous Re	ceive Enable	e bit									
	Asynchron												
	1 = Enable 0 = Disable												
	Synchrono												
				til enable bit	CREN is cle	eared (CRE	N overrides	SREN)					
		es continuou											
bit 3			ect Enable bi										
			- <u>bit (RX9 = 1</u> detection, en		upt and load	s the receiv	e buffer whe	en RSR<8>					
					eceived and	ninth bit ca	n be used a	s parity bit					
	<u>Asynchron</u> Don't care.	ous mode 9.	<u>-bit (RX9 = 0</u>	<u>):</u>									
bit 2		ming Error b											
	1 = Framin 0 = No fran		be updated	by reading	RCREG regi	ster and rec	eiving next	valid byte)					
bit 1	OERR: Ov	errun Error I	oit										
	1 = Overru 0 = No ove		be cleared b	by clearing b	oit CREN)								
bit 0	RX9D: 9th	RX9D: 9th bit of Received Data											
	This can be address/data bit or a parity bit and must be calculated by user firmware.												
	Legend:												
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'					
	-n = Value			it is set	'0' = Bit is	-	x = Bit is u						
	L												

REGISTER 16-3:	BAUDCON	I: BAUD R		TROL REC	SISTER			
	R/W-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN
	bit 7				L			bit 0
bit 7			•	Rollover Stat				
		be cleared ir	n software)	luring Auto-I	Baud Rate D	etect mode		
bit 6	RCIDL: Red	ceive Opera	tion Idle Sta	tus bit				
	1 = Receive 0 = Receive	•						
bit 5	Unimpleme	ented: Read	d as '0'					
bit 4	SCKP: Syn	chronous C	lock Polarity	/ Select bit				
	<u>Asynchronc</u> Unused in t							
	Synchronou							
	1 = Idle stat 0 = Idle stat							
bit 3	BRG16: 16	-bit Baud Ra	ate Register	Enable bit				
				SPBRGH an PBRG only (mode), SPE	3RGH value	ignored
bit 2	Unimpleme	ented: Read	d as '0'					
bit 1	WUE: Wake	e-up Enable	bit					
	cleared	RT will cont in hardwar not monitor <u>us mode:</u>	e on followii	nple the RX ng rising edg edge detect	ge	upt generat	ted on fallin	ig edge; bit
bit 0			test Enchle	h:t				
	ABDEN: Au Asynchrono		elect Enable	DIL				
	1 = Enable (55h); c	baud rate r cleared in ha ate measure us mode:	ardware upo	nt on the ne on completio led or comp	n	Requires re	eception of a	a Sync field
	Unused In t							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

16.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 16-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 16-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 16-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 16-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

16.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

16.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 16-1:BAUD RATE FORMULAS

C	Configuration Bits			Baud Rate Formula			
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula			
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]			
0	0	1	8-bit/Asynchronous	$\Gamma_{000}/[16](n+1)]$			
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]			
0	1	1	16-bit/Asynchronous				
1	0	x	8-bit/Synchronous	Fosc/[4 (n + 1)]			
1	1	x	16-bit/Synchronous				

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

EXAMPLE 16-1: CALCULATING BAUD RATE ERROR

For a device with FOSC	of 1	6 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:
Desired Baud Rate	=	Fosc/(64 ([SPBRGH:SPBRG] + 1))
Solving for SPBRGH:S	SPBI	RG:
Х	=	((FOSC/Desired Baud Rate)/64) – 1
	=	((16000000/9600)/64) - 1
	=	[25.042] = 25
Calculated Baud Rate	=	1600000/(64 (25 + 1))
	=	9615
Error	=	(Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate
	=	(9615 - 9600)/9600 = 0.16%

TABLE 16-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	45		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	45		
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	45		
SPBRGH	EUSART B	USART Baud Rate Generator Register High Byte									
SPBRG	EUSART B	Baud Rate G	Generator R	egister Low	Byte				45		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

		SYNC = 0, BRGH = 0, BRG16 = 0														
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz						
(К)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	—	_	_	_	_	_		_			_	_				
1.2	—		—	1.221	1.73	255	1.202	0.16	129	1201	-0.16	103				
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2403	-0.16	51				
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9615	-0.16	12				
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	—	_	—				
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	_				
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—	_	_				

TABLE 16-3: BAUD RATES FOR ASYNCHRONOUS MODES

		SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD RATE	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz						
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	0.300	0.16	207	300	-0.16	103	300	-0.16	51				
1.2	1.202	0.16	51	1201	-0.16	25	1201	-0.16	12				
2.4	2.404	0.16	25	2403	-0.16	12	_	—	_				
9.6	8.929	-6.99	6	_	—	—	_	—	_				
19.2	20.833	8.51	2	—	_	_	—	_	_				
57.6	62.500	8.51	0	—	_	_	—	_	_				
115.2	62.500	-45.75	0	_	—	—	_	—	—				

					SYNC	= 0, BRGH	i = 1, BRG	616 = 0					
BAUD RATE	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fos	Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	—	_	_	_	_	_	_	_	_	_	_	_	
1.2	—	—	—	—	_	—	—	_	_	—	—	—	
2.4	—	—	—	—	_	—	2.441	1.73	255	2403	-0.16	207	
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_	

			S	YNC = 0, E	BRGH = 1	, BRG16 =	0			
BAUD RATE	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	_	_	_	_	_	_	300	-0.16	207	
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51	
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25	
9.6	9.615	0.16	25	9615	-0.16	12	_	—	—	
19.2	19.231	0.16	12	_	—	—	_	—	—	
57.6	62.500	8.51	3	—	—	—	—	—	—	
115.2	125.000	8.51	1	_	_	_	_	_	_	

© 2006 Microchip Technology Inc.

					SYNC	= 0, BRGH	l = 0, BRG	i 16 = 1				
BAUD RATE	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc	= 10.000) MHz	Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	300	-0.04	1665
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1201	-0.16	415
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2403	-0.16	207
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4		—	—

TABLE 16-3:	BAUD RATES FOR	ASYNCHRONOUS	MODES (CONTINUED)
-------------	-----------------------	--------------	-------------------

		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD RATE	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz						
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	0.300	0.04	832	300	-0.16	415	300	-0.16	207				
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51				
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25				
9.6	9.615	0.16	25	9615	-0.16	12	—	_	_				
19.2	19.231	0.16	12	—	_	_	—	—	_				
57.6	62.500	8.51	3	—	_	_	—	_	_				
115.2	125.000	8.51	1	_	_	_	—	_	_				

				SYNC = 0	, BRGH =	= 1, BRG16	= 1 or SY	NC = 1,	BRG16 = 1				
BAUD RATE	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fos	Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	300	-0.01	6665	
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1200	-0.04	1665	
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2400	-0.04	832	
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9615	-0.16	207	
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19230	-0.16	103	
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57142	0.79	34	
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117647	-2.12	16	

		SYN	IC = 0, BRO	GH = 1, BF	RG16 = 1	or SYNC =	: 1, BRG1	6 = 1		
BAUD RATE	Fost	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	Rate Error value (K) (decimal)		Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.01	3332	300	-0.04	1665	300	-0.04	832	
1.2	1.200	0.04	832	1201	-0.16	415	1201	-0.16	207	
2.4	2.404	0.16	415	2403	-0.16	207	2403	-0.16	103	
9.6	9.615	0.16	103	9615	-0.16	51	9615	-0.16	25	
19.2	19.231	0.16	51	19230	-0.16	25	19230	-0.16	12	
57.6	58.824	2.12	16	55555	3.55	8	_	—	_	
115.2	111.111	-3.55	8	—	—	_	_	_	—	

16.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 16-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCON<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 16-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH register. Refer to Table 16-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. The contents of RCREG should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

TABLE 16-4: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

Note: During the ABD sequence, SPBRG and SPBRGH are both used as a 16-bit counter, independent of BRG16 setting.

16.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREG cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.





FIGURE 16-2: BRG OVERFLOW SEQUENCE



16.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCON<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-bit Break Character Transmit
- Auto-Baud Rate Detection

16.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 16-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and the TXIF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF will be set regardless of the state of TXIE; it cannot be cleared in software. TXIF is also not cleared immediately upon loading TXREG, but becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1: The TSR register is not mapped in data memory so it is not available to the user.

2: Flag bit TXIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 16-3: EUSART TRANSMIT BLOCK DIAGRAM



© 2006 Microchip Technology Inc.




FIGURE 16-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)




TABLE 16-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43		
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45		
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45		
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	45		
TXREG	EUSART T	ransmit Reg	ister						45		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	45		
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	45		
SPBRGH	EUSART B	USART Baud Rate Generator Register High Byte									
SPBRG	EUSART B	EUSART Baud Rate Generator Register Low Byte									

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

16.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 16-6. The data is received on the RX pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set.
- 7. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

16.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 16-6: EUSART RECEIVE BLOCK DIAGRAM






FIGURE 16-7: ASYNCHRONOUS RECEPTION

TABLE 16-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43	
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45	
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45	
PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45	
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	45	
EUSART R	eceive Regis	ster						45	
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	45	
ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	45	
EUSART Baud Rate Generator Register High Byte									
EUSART Baud Rate Generator Register Low Byte									
E	GIE/GIEH PSPIF ⁽¹⁾ PSPIP ⁽¹⁾ SPEN EUSART R CSRC ABDOVF EUSART B	GIE/GIEH PEIE/GIEL PSPIF ⁽¹⁾ ADIF PSPIE ⁽¹⁾ ADIE PSPIP ⁽¹⁾ ADIE SPEN RX9 EUSART Receive Regis CSRC TX9 ABDOVF RCIDL EUSART Baud Rate Ge	GIE/GIEHPEIE/GIELTMR0IEPSPIF(1)ADIFRCIFPSPIE(1)ADIERCIEPSPIP(1)ADIPRCIPSPENRX9SRENEUSART Receive RegisterCSRCTX9CSRCTX9TXENABDOVFRCIDL—EUSART Baud Rate Generator RegEUSART Baud Rate Generator Reg	GIE/GIEHPEIE/GIELTMROIEINTOIEPSPIF(1)ADIFRCIFTXIFPSPIE(1)ADIERCIETXIEPSPIP(1)ADIPRCIPTXIPSPENRX9SRENCRENEUSART Receive RegisterCSRCTX9TXENCSRCTX9TXENSYNCABDOVFRCIDL—SCKPEUSART Baud Rate Generator Register High FEUSART Baud Rate Generator Register Low F	GIE/GIEHPEIE/GIELTMROIEINTOIERBIEPSPIF(1)ADIFRCIFTXIFSSP1IFPSPIE(1)ADIERCIETXIESSP1IEPSPIP(1)ADIPRCIPTXIPSSP1IPSPENRX9SRENCRENADDENEUSART Receive RegisterCSRCTX9TXENSYNCCSRCTX9TXENSYNCSENDBABDOVFRCIDL—SCKPBRG16EUSART Baud Rate Generator Register High Byte	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFPSPIF(1)ADIFRCIFTXIFSSP1IFCCP1IFPSPIE(1)ADIERCIETXIESSP1IECCP1IEPSPIP(1)ADIPRCIPTXIPSSP1IPCCP1IPSPENRX9SRENCRENADDENFERREUSART Receive RegisterCSRCTX9TXENSYNCSENDBBRGHABDOVFRCIDL—SCKPBRG16—EUSART Baud Rate Generator Register High ByteEUSART Baud Rate Generator Register Low Byte	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFPSPIF(1)ADIFRCIFTXIFSSP1IFCCP1IFTMR2IFPSPIE(1)ADIERCIETXIESSP1IECCP1IETMR2IEPSPIP(1)ADIPRCIPTXIPSSP1IPCCP1IPTMR2IPSPENRX9SRENCRENADDENFERROERREUSART Receive RegisterCSRCTX9TXENSYNCSENDBBRGHTRMTABDOVFRCIDL—SCKPBRG16—WUEEUSART Baud Rate Generator Register High ByteEUSART Baud Rate Generator Register Low ByteStateState	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIFPSPIF(1)ADIFRCIFTXIFSSP1IFCCP1IFTMR2IFTMR1IFPSPIE(1)ADIERCIETXIESSP1IECCP1IETMR2IFTMR1IEPSPIP(1)ADIPRCIPTXIPSSP1IPCCP1IPTMR2IPTMR1IPSPENRX9SRENCRENADDENFERROERRRX9DEUSART Receive RegisterCSRCTX9TXENSYNCSENDBBRGHTRMTTX9DABDOVFRCIDL—SCKPBRG16—WUEABDENEUSART Baud Rate Generator Register Low ByteEUSART Baud Rate Generator Register Low ByteEUSART	

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: These bits are not implemented on 28-pin devices and should be read as '0'.

16.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 16-8) and asynchronously, if the device is in Sleep mode (Figure 16-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

16.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false end-of-character and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

16.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 16-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION





FIGURE 16-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



16.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 16-10 for the timing of the Break character sequence.

16.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

16.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in Section 16.2.4 "Auto-Wake-up on Sync Break Character". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.




FIGURE 16-10: SEND BREAK CHARACTER SEQUENCE

16.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the TX and RX pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK line. Clock polarity is selected with the SCKP bit (BAUDCON<4>). Setting SCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

16.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 16-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG is empty and the TXIF flag bit (PIR1<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF is set regardless of the state of enable bit TXIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG register.

While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 16-11: SYNCHRONOUS TRANSMISSION




FIGURE 16-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 16-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43	
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45	
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45	
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	45	
TXREG	EUSART T	ransmit Reg	ister						45	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	45	
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	45	
SPBRGH	EUSART Baud Rate Generator Register High Byte									
SPBRG	EUSART Baud Rate Generator Register Low Byte									

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

EUSART SYNCHRONOUS 16.3.2 MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RX pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- Initialize the SPBRGH:SPBRG registers for the 1. appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.

- Ensure bits CREN and SREN are clear. 3
- If interrupts are desired, set enable bit RCIE. 4
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit, RCIF, will be set when reception 7 is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- 8 Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 16-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

TABLE 16-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43	
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45	
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45	
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	45	
RCREG	EUSART R	eceive Regi	ster						45	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	45	
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	45	
SPBRGH	EUSART Baud Rate Generator Register High Byte									
SPBRG EUSART Baud Rate Generator Register Low Byte										
Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.										

16.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

16.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43			
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45			
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45			
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45			
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	45			
TXREG	EUSART T	ransmit Regi	ster						45			
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	45			
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	_	WUE	ABDEN	45			
SPBRGH	EUSART B	USART Baud Rate Generator Register High Byte										
SPBRG	EUSART B	EUSART Baud Rate Generator Register Low Byte										

TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

16.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set.
- 6. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	45
RCREG	EUSART R	Receive Regi	ster						45
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	45
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	45
SPBRGH	EUSART Baud Rate Generator Register High Byte								45
SPBRG	EUSART B	Baud Rate G	enerator Re	gister Low I	Byte				45

TABLE 16-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

NOTES:

The ADCON0 register, shown in Register 17-1,

controls the operation of the A/D module. The

ADCON1 register, shown in Register 17-2, configures

the functions of the port pins. The ADCON2 register,

shown in Register 17-3, configures the A/D clock

source, programmed acquisition time and justification.

17.0 **10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE**

The Analog-to-Digital (A/D) converter module has 10 inputs for the 28-pin devices and 13 for the 40/44-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

REGISTER 17-1: ADCON0: A/D CONTROL REGISTER 0

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCAL	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

bit 7 ADCAL: A/D Calibration bit 1 = Calibration is performed on next A/D conversion 0 = Normal A/D converter operation Unimplemented: Read as '0' bit 6 bit 5-2 CHS3:CHS0: Analog Channel Select bits 0000 = Channel 0 (AN0) 0001 = Channel 1 (AN1) 0010 = Channel 2 (AN2) 0011 = Channel 3 (AN3) 0100 = Channel 4 (AN4) 0101 = Channel 5 (AN5)^(1,2) 0110 = Channel 6 (AN6)^(1,2) 0111 = Channel 7 (AN7)^(1,2) 1000 = Channel 8 (AN8) 1001 = Channel 9 (AN9) 1010 = Channel 10 (AN10) 1011 = Channel 11 (AN11) 1100 = Channel 12 (AN12 1101 = Unimplemented⁽²⁾ 1110 = Unimplemented⁽²⁾ 1111 = Unimplemented⁽²⁾ Note 1: These channels are not implemented on 28-pin devices. 2: Performing a conversion on unimplemented channels will return a floating input measurement. bit 1 GO/DONE: A/D Conversion Status bit When ADON = 1: 1 = A/D conversion in progress 0 = A/D Idle bit 0 ADON: A/D On bit 1 = A/D converter module is enabled 0 = A/D converter module is disabled I egend.

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 17-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0 ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾
—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5 VCFG1: Voltage Reference Configuration bit (VREF- source) 1 = VREF- (AN2)

0 = VSS

bit 4 VCFG0: Voltage Reference Configuration bit (VREF+ source) 1 = VREF+ (AN3)

0 = VDD

bit 3-0 **PCFG3:PCFG0:** A/D Port Configuration Control bits:

PCFG3: PCFG0	AN12	AN11	AN10	AN9	AN8	AN7 ⁽²⁾	AN6 ⁽²⁾	AN5 ⁽²⁾	AN4	AN3	AN2	AN1	ANO
0000 (1)	А	Α	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0001	А	Α	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	А
0010	А	Α	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0011	D	Α	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0100	D	D	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0101	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0110	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α
0111(1)	D	D	D	D	D	Α	А	Α	Α	Α	А	Α	Α
1000	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	А
1001	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α
1010	D	D	D	D	D	D	D	D	Α	Α	Α	Α	А
1011	D	D	D	D	D	D	D	D	D	Α	Α	Α	А
1100	D	D	D	D	D	D	D	D	D	D	Α	Α	Α
1101	D	D	D	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input

D = Digital I/O

- **Note 1:** The POR value of the PCFG bits depends on the value of the PBADEN configuration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111.
 - 2: AN5 through AN7 are available only on 40/44-pin devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 17-3:	ADCON2:	A/D CONT	ROL REG	ISTER 2				
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
	bit 7							bit 0
bit 7	ADFM: A/D	Result For	mat Select b	oit				
	1 = Right ju 0 = Left jus							
bit 6	Unimplem	ented: Read	d as '0'					
bit 5-3	ACQT2:AC	;QT0: A/D A	Acquisition T	ime Select b	oits			
	111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD $000 = 0 \text{ TAD}^{(1)}$							
bit 2-0	ADCS2:ADCS0: A/D Conversion Clock Select bits $111 = FRC (clock derived from A/D RC oscillator)^{(1)}$ 110 = FOSC/64 101 = FOSC/16 100 = FOSC/4 $011 = FRC (clock derived from A/D RC oscillator)^{(1)}$ 010 = FOSC/32 001 = FOSC/8 000 = FOSC/2							
	Note 1:	added befo		lock starts. T		•	CY (instruction struction to b	• •

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 17-1.




FIGURE 17-1: A/D BLOCK DIAGRAM

The value in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 17.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)


5. Wait for A/D conversion to complete, by either:
Polling for the GO/DONE bit to be cleared


OR

• Waiting for the A/D interrupt

- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

FIGURE 17-2: A/D TRANSFER FUNCTION





17.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 17-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding	g capa	acitor is disco	nne	ected from	h the
	input p	in.				

EQUATION 17-1: ACQUISITION TIME

To calculate the minimum acquisition time, Equation 17-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 17-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$5V \rightarrow Rss = 2 \ k\Omega$
Temperature	=	85°C (system max.)

TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF

EQUATION 17-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
or TC	=	-(Chold)(Ric + Rss + Rs) ln(1/2048)

EQUATION 17-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF				
TAMP	=	0.2 μs				
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs				
Tempera	Temperature coefficient is only required for temperatures $> 25^{\circ}$ C. Below 25°C, TCOFF = 0 ms.					
ТС	=	-(Chold)(Ric + Rss + Rs) $\ln(1/2047) \ \mu s$ -(25 pF) (1 k Ω + 2 k Ω + 2.5 k Ω) ln(0.0004883) μs 1.05 μs				
TACQ	=	0.2 μs + 1 μs + 1.2 μs 2.4 μs				

17.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time.

Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>), <u>which</u> provides a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

17.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (see parameter 130 for more information).

Table 17-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clock S	ource (TAD)	Maximum Device Frequency				
Operation	ADCS2:ADCS0	PIC18F2XJ10/4XJ10	PIC18LF2XJ10/4XJ10 ⁽⁴⁾			
2 Tosc	000	2.86 MHz	1.43 MHz			
4 Tosc	100	5.71 MHz	2.86 MHz			
8 Tosc	001	11.43 MHz	5.72 MHz			
16 Tosc	101	22.86 MHz	11.43 MHz			
32 Tosc	010	40.0 MHz	22.86 MHz			
64 Tosc	110	40.0 MHz	40.0 MHz			
RC ⁽³⁾	x11	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾			

TABLE 17-1: TAD VS. DEVICE OPERATING FREQUENCIES

Note 1: The RC source has a typical TAD time of $1.2 \ \mu s$.

2: The RC source has a typical TAD time of 2.5 μ s.

- **3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
- 4: Low-power (PIC18LF2XJ10/4XJ10) devices only.

17.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

17.5 A/D Converter Calibration

The A/D converter in the PIC18F45J10 family of devices includes a self-calibration feature which compensates for any offset generated within the module. The calibration process is automated and is initiated by setting the ADCAL bit (ADCON0<7>). The next time the GO/DONE bit is set, the module will perform a "dummy" conversion (that is, with reading none of the input channels) and store the resulting value internally to compensate for offset. Thus, subsequent offsets will be compensated.

The calibration process assumes that the device is in a relatively steady-state operating condition. If A/D calibration is used, it should be performed after each device Reset, or if there are other major changes in operating conditions.

17.6 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG0 bits in ADCON1 are reset.

17.7 A/D Conversions

Figure 17-4 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 17-5 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

FIGURE 17-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 17-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



17.8 Use of the CCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module, but will still reset the Timer1 counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	43		
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	45		
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	45		
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	45		
PIR2	OSCFIF	CMIF		_	BCL1IF	—	—	CCP2IF	45		
PIE2	OSCFIE	CMIE	_	—	BCL1IE	—	_	CCP2IE	45		
IPR2	OSCFIP	P CMIP — — BCL1IP — — CCP2IP									
ADRESH	A/D Result Register High Byte										
ADRESL	A/D Result Register Low Byte										
ADCON0	ADCAL	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	44		
ADCON1	_		VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	44		
ADCON2	ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	44		
PORTA	_		RA5	_	RA3	RA2	RA1	RA0	46		
TRISA	_		TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0	46		
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	46		
TRISB	PORTB Dat	a Direction C	Control Reg	ister					46		
LATB	PORTB Dat	a Latch Reg	ister (Read	and Write to	Data Latch)			46		
PORTE ⁽¹⁾	—		—	_	_	RE2	RE1	RE0	46		
TRISE ⁽¹⁾	IBF	OBF	IBOV	PSPMODE		TRISE2	TRISE1	TRISE0	46		
LATE ⁽¹⁾	—	—	_	—	_		ata Latch Re Write to Dat		46		

TABLE 17-2: REGISTERS ASSOCIATED WITH A/D OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers and/or bits are not implemented on 28-pin devices and should be read as '0'.

18.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RA0 through RA5, as well as the on-chip voltage reference (see Section 19.0 "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register.

The CMCON register (Register 18-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 18-1.

REGISTER 18-1: CMCON: COMPARATOR CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0
bit 7							bit 0

bit 7 C2OUT: Comparator 2 Output bit When C2INV = 0: 1 = C2 VIN + > C2 VIN -0 = C2 VIN + < C2 VIN -When C2INV = 1: 1 = C2 VIN + < C2 VIN -0 = C2 VIN + > C2 VIN bit 6 C1OUT: Comparator 1 Output bit When C1INV = 0: 1 = C1 VIN+ > C1 VIN-0 = C1 VIN + < C1 VIN-When C1INV = 1: 1 = C1 VIN + < C1 VIN-0 = C1 VIN + > C1 VINbit 5 C2INV: Comparator 2 Output Inversion bit 1 = C2 output inverted 0 = C2 output not inverted bit 4 C1INV: Comparator 1 Output Inversion bit 1 = C1 output inverted 0 = C1 output not inverted bit 3 CIS: Comparator Input Switch bit When CM2:CM0 = 110: 1 = C1 VIN- connects to RA3/AN3/VREF+ C2 VIN- connects to RA2/AN2/VREF-/CVREF 0 = C1 VIN- connects to RA0/AN0 C2 VIN- connects to RA1/AN1 bit 2-0 CM2:CM0: Comparator Mode bits Figure 18-1 shows the Comparator modes and the CM2:CM0 bit settings. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set


'0' = Bit is cleared

x = Bit is unknown

18.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 18-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Section 23.0 "Electrical Characteristics".

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.



18.2 Comparator Operation

A single comparator is shown in Figure 18-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 18-2 represent the uncertainty, due to input offsets and response time.

18.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 18-2).




FIGURE 18-2: SINGLE COMPARATOR

18.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD and can be applied to either pin of the comparator(s).

18.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 19.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

18.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 23.0 "Electrical Characteristics").

18.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RB5 and RA5 I/O pins. When enabled, multiplexors in the output path of the RB5 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 18-3 shows the comparator output block diagram.


The TRISA bits will still function as an output enable/ disable for the RB5 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

Note 1:	When reading the Port register, all pins
	configured as analog inputs will read as a
	'0'. Pins configured as digital inputs will
	convert an analog input according to the
	Schmitt Trigger input specification.

2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.





18.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note:	If a change in the CMCON register										
	(C1OUT or C2OUT) should occur when a										
	read operation is being executed (start of										
	the Q2 cycle), then the CMIF (PIR2										
	register) interrupt flag may not get set.										

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

18.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.


18.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 111). However, the input pins (RA0 through RA3) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

18.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 18-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 18-4: COMPARATOR ANALOG INPUT MODEL



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	45	
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	45	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	46	
PIR2	OSCFIF	CMIF		—	BCL1IF	_	—	CCP2IF	45	
PIE2	OSCFIE	CMIE		—	BCL1IE	_	—	CCP2IE	45	
IPR2	OSCFIP	CMIP	—	—	BCL1IP	—	—	CCP2IP	45	
PORTA	_	—	RA5	—	RA3	RA2	RA1	RA0	46	
LATA	_	—	PORTA Da	PORTA Data Latch Register (Read and Write to Data Latch)						
TRISA	_	_	TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0	46	

Legend: — = unimplemented, read as ' $^{\circ}$ '. Shaded cells are unused by the comparator module.

NOTES:

19.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 19-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

19.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 19-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be

used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR3:CVR0)/24) x CVRSRC <u>If CVRR = 0:</u> CVREF = (CVRSRC x 1/4) + (((CVR3:CVR0)/32) x CVRSRC)

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 23-3 in **Section 23.0 "Electrical Characteristics**").

REGISTER 19-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0				
	bit 7						· · ·	bit 0				
bit 7	CVREN: C	Comparator Vo	ltage Refe	rence Enab	le bit							
		 1 = CVREF circuit powered on 0 = CVREF circuit powered down 										
bit 6	CVROE: C	CVROE: Comparator VREF Output Enable bit ⁽¹⁾										
	 1 = CVREF voltage level is also output on the RA2/AN2/VREF-/CVREF pin 0 = CVREF voltage is disconnected from the RA2/AN2/VREF-/CVREF pin 											
	Note 1: CVROE overrides the TRISA<2> bit setting.											
bit 5	CVRR: Co	mparator VRE	F Range S	election bit								
		.667 CVRSRC, CVRSRC to 0.7			· ·	0 /	nge)					
bit 4		Comparator VF			•		0,					
		arator referer arator referer			· / · ·	/REF-)						
bit 3-0	CVR3:CVI	R0: Comparat	or VREF Va	alue Selectio	on bits (0 ≤ (CVR3:CVR	D) ≤ 15)					
	When CVF											
		(CVR3:CVR0)	/24) • (CV	RSRC)								
	When CVF											
	CVREF = (0)	CVRSRC/4) +		RU)/32) ● (C	VRSRC)							
	Levend											
	Legend:	bla bit	10/ 10	kitabla bit		nlamontad	hit road oo "	0'				
	R = Reada			ritable bit		•	bit, read as '					
	-n = value	-n = Value at POR $(1^{2} = Bit is set)$ $(0^{2} = Bit is cleared)$ x = Bit is unknown										




FIGURE 19-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

19.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 19-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 23.0 "Electrical Characteristics"**.

19.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

19.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

19.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RA2 as a digital output with CVRSS enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 19-2 shows an example buffering technique.

FIGURE 19-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 19-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	45
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	45
TRISA	—	_	TRISA5	_	TRISA3	TRISA2	TRISA1	TRISA0	46

Legend: Shaded cells are not used with the comparator voltage reference.

NOTES:

20.0 SPECIAL FEATURES OF THE CPU

PIC18F45J10 family devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F45J10 family of devices have a configurable Watchdog Timer which is controlled in software.

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

20.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h. A complete list is shown in Table 20-1. A detailed explanation of the various bit functions is provided in Register 20-1 through Register 20-6.

Note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh) which can only be accessed using table reads and table writes.

20.1.1 CONSIDERATIONS FOR CONFIGURING THE PIC18F45J10 FAMILY DEVICES

Unlike most PIC18 microcontrollers, devices of the PIC18F45J10 family do not use persistent memory registers to store configuration information. The configuration bytes are implemented as volatile memory which means that configuration data must be programmed each time the device is powered up.

Configuration data is stored in the four words at the top of the on-chip program memory space, known as the Flash Configuration Words. It is stored in program memory in the same order shown in Table 20-1, with CONFIG1L at the lowest address and CONFIG3H at the highest. The data is automatically loaded in the proper Configuration registers during device power-up.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data; this is to make certain that program code is not stored in this address when the code is compiled.

The volatile memory cells used for the configuration bits always reset to '1' on Power-on Resets. For all other type of Reset events, the previously programmed values are maintained and used without reloading from program memory.

The four Most Significant bits of CONFIG1H, CONFIG2H and CONFIG3H in program memory should also be '1111'. This makes these Configuration Words appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires a device Reset.

TABLE 20-1: CONFIGURATION BITS AND DEVICE IDs

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value ⁽¹⁾
300000h	CONFIG1L	DEBUG	XINST	STVREN	_		—		WDTEN	1111
300001h	CONFIG1H	(2)	(2)	(2)	(2)	(3)	CP0		_	x1
300002h	CONFIG2L	IESO	FCMEN	_	_	_	FOSC2	FOSC1	FOSC0	11111
300003h	CONFIG2H	(2)	(2)	(2)	(2)	WDTPS3	WDTPS2	WDTPS1	WDTPS0	1111
300004h	CONFIG3L	_	_	_	_	—	—	_	_	
300005h	CONFIG3H	(2)	(2)	(2)	(2)	_	_	_	CCP2MX	1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	XXXX XXXX ⁽⁴⁾
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0001 110x ⁽⁴⁾

 $\label{eq:legend: Legend: Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.$

Note 1: Values reflect the unprogrammed state as received from the factory and following Power-on Resets. In all other Reset states, the configuration bytes maintain their previously programmed states.

2: The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.

3: This bit should always be maintained as '0'.

4: See Register 20-7 and Register 20-8 for DEVID values. These registers are read-only and cannot be programmed by the user.

ISTER 20-1:	CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)											
	R/WO-1	R/WO-1	R/WO-1	U-0	U-0	U-0	U-0	R/WO-1				
	DEBUG	XINST	STVREN	_			_	WDTEN				
	bit 7							bit 0				
bit 7	DEBUG: Bac	kground [Debugger Er	nable bit								
	•	1 = Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins										
	0 = Background debugger enabled; RB6 and RB7 are dedicated to In-Circuit Debug											
bit 6	XINST: Exten	XINST: Extended Instruction Set Enable bit										
	1 = Instructio	on set exte	ension and l	ndexed Add	ressing mod	e enabled						
	0 = Instructio	on set exte	ension and l	ndexed Add	ressing mod	le disabled (Legacy mod	le)				
bit 5	STVREN: Sta	ack Overflo	ow/Underflo	w Reset Ena	able bit							
	1 = Reset on	stack over	erflow/under	flow enable	d							
	0 = Reset on	stack over	erflow/under	flow disable	d							
bit 4-1	Unimplemen	ted: Read	d as '0'									
bit 0	WDTEN: Wat	tchdog Tir	ner Enable I	oit								
	1 = WDT ena	abled										
	0 = WDT dis	abled (cor	ntrol is place	ed on SWDT	EN bit)							
	Legend:											
	R = Readable	e bit	WO = Wri	ite-once bit	U = Uni	mplemented	l bit, read as	· ' O '				
	-n = Value wh	nen device	e is unprogra	ammed	'1' = Bit	is set	'0' = Bit is	cleared				

REGISTER 20-1: CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)

REGISTER 20-2: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

U-0	U-0	U-0	U-0	U-0	R/WO-1	U-0	U-0
—	—	—	—	_(1)	CP0	_	—
bit 7							bit 0

- bit 7-3 Unimplemented: Read as '0'
- bit 2 CP0: Code Protection bit

1 = Program memory is not code-protected

0 = Program memory is code-protected

bit 1-0 Unimplemented: Read as '0'

Note 1: This bit should always be maintained as '0'.

Legend:					
R = Readable bit	WO = Write-once bit	U = Unimplemented bit, read as '0'			
-n = Value when devi	ce is unprogrammed	'1' = Bit is set	'0' = Bit is cleared		

CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h) REGISTER 20-3: **R/WO-1 R/WO-1** U-0 U-0 U-0 **R/WO-1** R/WO-1 R/WO-1 FOSC2 IESO **FCMEN** FOSC1 FOSC0 bit 7 bit 0 bit 7 IESO: Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit 1 = Two-Speed Start-up enabled 0 = Two-Speed Start-up disabled FCMEN: Fail-Safe Clock Monitor Enable bit bit 6 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled bit 5-3 Unimplemented: Read as '0' FOSC2: Default/Reset System Clock Select bit bit 2 1 = Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as system clock when OSCCON<1:0> = 00 FOSC1:FOSC0: Oscillator Selection bits bit 1-0 11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 10 = EC oscillator, CLKO function on OSC2 01 = HS oscillator, PLL enabled and under software control 00 = HS oscillator Legend: R = Readable bit WO = Write-once bit U = Unimplemented bit, read as '0' '0' = Bit is cleared '1' = Bit is set -n = Value when device is unprogrammed

REGISTER 20-4: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)


U-0	U-0	U-0	U-0	R/WO-1	R/WO-1	R/WO-1	R/WO-1
—	—	—			WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDTPS3:WDTPS0: Watchdog Timer Postscale Select bits

) = Write-once bit	U = Unimplement	ted bit, read as '0'
	'1' = Bit is set	'0' = Bit is cleared
С	O = Write-once bit nprogrammed	

REGISTER 20-5: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)



bit 7-0 Unimplemented: Read as '0'

Legend:				٦		
R = Readable bit	R = Readable bit U = Unimplemented bit, read as '0'					
-n = Value when device is unprogrammed		'1' = Bit is set	'0' = Bit is cleared			

REGISTER 20-6: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/WO-1				
		—	-	—	—	—	—	CCP2MX				
	bit 7							bit 0				
bit 7-1	Unimplemented: Read as '0'											
bit 0	CCP2MX:	CCP2MX: CCP2 Mux bit										

1 = CCP2 is multiplexed with RC1

0 = CCP2 is multiplexed with RB3

Legend:			
R = Readable bit	WO = Write-once bit	U = Unimplement	ed bit, read as '0'
-n = Value when devi	ce is unprogrammed	'1' = Bit is set	'0' = Bit is cleared

REGISTER 20-7: DEVICE ID REGISTER 1 FOR PIC18F45J10 FAMILY DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

bit 7-5 DEV2:DEV0: Device ID bits

011 = PIC18F4XJ10

010 = PIC18F2XJ10

001 = PIC18F4XJ10

000 = PIC18F2XJ10

Note: Where values for DEV2:DEV0 are shared by more than one device number, the specific device is always identified by using the entire DEV10:DEV0 bit sequence.

bit 4-0 **REV4:REV0:** Revision ID bits

These bits are used to indicate the device revision.

Legend:	
R = Read-only bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	u = Unchanged from programmed state

REGISTER 20-8: DEVICE ID REGISTER 2 FOR PIC18F45J10 FAMILY DEVICES

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

bit 7-0 DEV10:DEV3: Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

0001 1100 = PIC18FX5J10 devices

0001 1101 = PIC18FX4J10 devices

Note: The values for DEV10:DEV3 may be shared with other device families. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

Legend:	
R = Read-only bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	u = Unchanged from programmed state

20.2 Watchdog Timer (WDT)

For PIC18F45J10 family devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.


The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexor, controlled by the WDTPS bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared whenever a SLEEP or CLRWDT instruction is executed, or a clock failure (primary or Timer1 oscillator) has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - 2: When a CLRWDT instruction is executed, the postscaler count will be cleared.


20.2.1 CONTROL REGISTER

The WDTCON register (Register 20-9) is a readable and writable register. The SWDTEN bit enables or disables WDT operation.

FIGURE 20-1: WDT BLOCK DIAGRAM



REGISTER 20-9: WDTCON: WATCHDOG TIMER CONTROL REGISTER



bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit⁽¹⁾

1 = Watchdog Timer is on

0 = Watchdog Timer is off

Note 1: This bit has no effect if the configuration bit, WDTEN, is enabled.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 20-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RCON	IPEN	_	_	RI	ТО	PD	POR	BOR	44
WDTCON	—	_	_	_	_	_	_	SWDTEN	44

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

20.3 On-Chip Voltage Regulator

Note:	The on-chip voltage regulator is only
	available in parts designated with an "F",
	such as PIC18 F 45J10.


In parts designated "LF", the microcontroller core can be powered from an external source that is separate from VDD, or it can be powered from an on-chip regulator which derives power from VDD. Both sources use the common VDDCORE/VCAP pin.

In "F" devices, a low ESR capacitor must be connected to the VDDCORE/VCAP pin for proper device operation. In parts designated with an "LF" part number (i.e., PIC18LF45J10), power to the core must be supplied on VDDCORE/VCAP. It is always good design practice to have sufficient capacitance on all supply pins. Examples are shown in Figure 20-2.

Note:	In parts designat	ed with an	"LF", s	uch as
	PIC18LF45J10,	VDDCORE	must	never
	exceed VDD.			

The specifications for core voltage and capacitance are listed in Section 23.4 "AC (Timing) Characteristics".

FIGURE 20-2: CONNECTIONS FOR THE ON-CHIP REGULATOR



20.3.1 ON-CHIP REGULATOR AND BOR

PIC18F45J10 family devices (designated with an "F" part number) also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a BOR Reset. This event is captured by the BOR flag bit (RCON<0>).

The operation of the BOR is described in more detail in Section 4.4 "Brown-out Reset (BOR) (PIC18F2XJ10/4XJ10 Devices Only)" and Section 4.4.1 "Detecting BOR". The brown-out voltage levels are specific in Section 23.1 "DC Characteristics".

20.3.2 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

20.4 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period, from oscillator start-up to code execution, by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is HS (Crystal-based) modes. Since the EC mode does not require an OST start-up delay, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a POR Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode. In all other power-managed modes, Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

20.4.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power-managed modes, including serial SLEEP instructions (refer to **Section 3.1.4 "Multiple Sleep Commands**"). In practice, this means that user code can change the SCS1:SCS0 bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.





FIGURE 20-3: TIMING TRANSITION FOR TWO-SPEED START-UP (INTRC)

20.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 20-4) is accomplished by creating a sample clock signal which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 20-5). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition); and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 20.4.1 "Special Considerations for Using Two-Speed Start-up" for more details. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits IRCF2:IRCF0 immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting IRCF2:IRCF0 prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

20.5.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.


As already noted, the clock source is switched to the INTRC clock when a clock failure is detected; this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock Monitor events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

20.5.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 2H (with the OST oscillator, start-up delays if running in HS mode). The INTRC oscillator provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTRC oscillator. The OSCCON register will remain in its Reset state until a power-managed mode is entered.





20.5.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexor selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexor. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

20.5.4 POR OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is either EC or INTRC modes, monitoring can begin immediately following these events.

For HS mode, the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FSCM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST timer has timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note:	The same logic that prevents false oscilla- tor failure interrupts on POR, or wake from Sleep, will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be
	flagged.

As noted in **Section 20.4.1** "**Special Considerations for Using Two-Speed Start-up**", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.

20.6 Program Verification and Code Protection

For all devices in the PIC18F45J10 family of devices, the on-chip program memory space is treated as a single block. Code protection for this block is controlled by one configuration bit, CP0. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

20.6.1 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against untoward changes or reads in two ways. The primary protection is the write-once feature of the configuration bits which prevents reconfiguration once the bit has been programmed during a power cycle. To safeguard against unpredictable events, configuration bit changes resulting from individual cell-level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the CP0 bit is set, the source data for device configuration is also protected as a consequence.

20.7 In-Circuit Serial Programming

PIC18F45J10 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

20.8 In-Circuit Debugger

When the DEBUG configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 20-3 shows which resources are required by the background debugger.

TABLE 20-3:	DEBUGGER RESOURCES
-------------	--------------------

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	32 bytes

21.0 INSTRUCTION SET SUMMARY

PIC18F45J10 family devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

21.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PICmicro[®] instruction sets, while maintaining an easy migration from these PICmicro instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- **Bit-oriented** operations
- · Literal operations
- Control operations

The PIC18 instruction set summary in Table 21-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 21-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 21-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 21-2, lists the standard instructions recognized by the Microchip Assembler (MPASMTM).

Section 21.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 21-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).
fs	12-bit Register file address (000h to FFFh). This is the source address.
	12-bit Register file address (000h to FFFh). This is the destination address.
f _d GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
	The mode of the TBLPTR register for the table read and table write instructions.
mm	Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*_	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for
	Call/Branch and Return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
S	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TO	Time-out bit.
TOS	Top-of-Stack.
u	Unused or unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
x	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
Zs	7-bit offset value for indirect addressing of register files (source).
z _d	7-bit offset value for indirect addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
\rightarrow	Assigned to.
< >	Register bit field.
E	In the set of.
italics	User defined term (font is Courier).

Byte-oriented file register operations	Example Instruction
15 10 9 8 7 0	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
 d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Byte to Byte move operations (2-word)	
<u>15 12 11 0</u>	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
15 12 11 9 8 7 0 OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
	-, - , -
 b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations	
15 87 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
1111 n<19:8> (literal)	
S = Fast bit	
15 11 10 0	
OPCODE n<10:0> (literal)	BRA MYFUNC
15 8 7 0	

TABLE 21-2: PIC18FXXXX INSTRUCTION SET

Mnemonic,		Description	Cualas	16-	Bit Instr	uction W	/ord	Status	
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE	ENTED O	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0. u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	l í
	, . ,	borrow				-	_	, _, , _ , _ , _	
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	Ĺ

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnemo	onic,	Description	Circles	16-Bit Instruction Word				Status	Natas
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIEN	TED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS						•	•
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	C	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	s	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP		Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 21-2:	PIC18FXXXX INSTRUCTION SET	(CONTINUED)	

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnem	onic,	Description	Cualas	16-Bit Instruction Word				Status	Neter
Operands		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL (OPERA	TIONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	lory ←	> PROGRAM MEMORY OPERATIO	NS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

TABLE 21-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

21.1.1 STANDARD INSTRUCTION SET

ADD	DLW	ADD Lite	ADD Literal to W						
Synt	ax:	ADDLW	ADDLW k						
Oper	rands:	$0 \le k \le 255$							
Oper	ration:	(W) + k \rightarrow (W						
Statu	us Affected:	N, OV, C, D	DC, Z						
Enco	oding:	0000	1111	kkkl	k kkkk				
Desc	cription:	The conten 8-bit literal W.			ed to the t is placed in				
Word	ds:	1	1						
Cycl	es:	1							
QC	cycle Activity:								
	Q1	Q2	Q3	3	Q4				
	Decode	Read literal 'k'	Proce Data		Write to W				
<u>Exar</u>	nple:	ADDLW 1	L5h						
	Before Instruc	tion							
	W =	10h							
	After Instruction	on							
	W =	25h							

ADDWF	ADD W to f				
Syntax:	ADDWF f {,d {,a}}				
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0.1]				
Operation:	(W) + (f) \rightarrow dest				
Status Affected:	N, OV, C, DC, Z				
Encoding:	0010 01da ffff ffff				
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words: Cycles:	1 1				

QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination
<u>Exan</u>		ADDWF	REG, 0, 0	
	Before Instruc	ction		
	W REG After Instruction	= 17h = 0C2h on		
	W REG	= 0D9h = 0C2h		

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC	ADD W and Carry bit to f					
Syntax:	ADDWFC f {,d {,a}}					
Operands:	$0 \le f \le 255$					
	d ∈ [0,1] a ∈ [0,1]					
Operation:	u ∈ [0,1] (W) + (f) + ($(C) \rightarrow de$	st			
Status Affected:	N,OV, C, D		01			
Encoding:	0010	00da	ffff	ffff		
Description:	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proce Data		Vrite to stination		
Example:	ADDWFC	REG,	0, 1			
Before Instruct Carry bit REG W After Instructio Carry bit REG W	= 1 = 02h = 4Dh					

ANC	DLW	AND	AND Literal with W					
Synta	ax:	ANDL	W	k				
Oper	ands:	0 ≤ k	≤ 255					
Oper	ation:	(W) .A	ND. I	$K \to W$				
Statu	is Affected:	N, Z						
Enco	ding:	00	00	1011	kkkk		kkkk	
Description: The contents of W are ANDe 8-bit literal 'k'. The result is pl								
Word	ls:	1						
Cycle	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	-	Q3			Q4	
	Decode	Read li 'k'	teral	Proce Dat		W	rite to W	
Example:		ANDL	N	05Fh				
	Before Instruc	tion						
	W	= A3	3h					
After Instruction		on						
	W	= 03	h					

ANDWF	AND W w	ith f		BC	Branch i	f Carry	
Syntax:	ANDWF	f {,d {,a}}		Syntax:	BC n		
Operands:	$0 \le f \le 255$			Operands:	-128 ≤ n ≤	127	
	$\begin{array}{l} d \in [0,1] \\ a \in [0,1] \end{array}$			Operation:	if Carry bit (PC) + 2 +		
Operation:	(W) .AND. ((f) \rightarrow dest		Status Affected	Status Affected: None		
Status Affected:	N, Z			Encoding:	1110	0010 nn:	nn nnnn
Encoding:	0001	01da ff	ff ffff	Description:	-	y bit is '1', then	
Description:	register 'f'. I in W. If 'd' is in register 'f If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode when Section 21	s '1', the result '' (default). he Access Ba he BSR is use (default). nd the extend	result is stored is stored back hk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and	Words: Cycles: Q Cycle Activ If Jump:	added to th incremented instruction PC + 2 + 2 two-cycle in 1 1(2) ity:	mplement num ne PC. Since th ed to fetch the r , the new addre 2n. This instruct nstruction.	e PC will have next ess will be tion is then a
	Literal Offs	set Mode" for	details.	Q1	Q2	Q3	Q4
Words:	1			Decoc	le Read literal 'n'	Process Data	Write to PC
Cycles:	1			No	No	No	No
Q Cycle Activity:				operati	on operation	operation	operation
Q1	Q2	Q3	Q4	If No Jump:			
Decode	Read	Process	Write to	Q1	Q2	Q3	Q4
	register 'f'	Data	destination	Decoc	le Read literal 'n'	Process Data	No operation
Example: Before Instruc W REG After Instructio	= 17h = C2h	REG, 0, 0		<u>Example:</u> Before In PC After Inst If Ca	= ac	BC 5	

BCF	Bit Clear f	BN	Branch if Negative			
Syntax:	BCF f, b {,a}	Syntax:	BN n			
Operands:	$0 \le f \le 255$	Operands:	$-128 \le n \le 127$			
	$\begin{array}{l} 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$	Operation:	if Negative bit is '1' (PC) + 2 + 2n \rightarrow PC			
Operation:	$0 \rightarrow f < b >$	Status Affected:	None			
Status Affected:	None	Encoding:	1110 0110 nnnn nnnn			
Encoding: Description:	1001bbbaffffffffBit 'b' in register 'f' is cleared.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select theGPR bank (default).If 'a' is '0' and the extended instructionset is enabled, this instruction operatesin Indexed Literal Offset Addressingmode whenever $f \le 95$ (5Fh). See	Description: Words:	If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.			
	Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed	Cycles:	1(2)			
	Literal Offset Mode" for details.	Q Cycle Activity:				
Words:	1	If Jump:				
Cycles:	1	Q1	Q2 Q3 Q4			
Q Cycle Activity:		Decode	Read literal Process Write to PC 'n' Data			
Q1 Decode	Q2 Q3 Q4 Read Process Write	No operation	No No No operation operation			
	register 'f' Data register 'f'	If No Jump:				
E		Q1	Q2 Q3 Q4			
Example: Before Instruc FLAG R		Decode	Read literalProcessNo'n'Dataoperation			
After Instruction FLAG_R	on	Example: Before Instruc PC	= address (HERE)			
		After Instruction If Negativ PC If Negativ PC	ve = 1; = address (Jump)			

BN	C	Branch if	Not Carry		BNN		Branch if	Not Negat	live	
Synt	tax:	BNC n			Syntax:		BNN n			
Ope	rands:	-128 ≤ n ≤ 1	27		Operands	:	-128 ≤ n ≤	127		
Ope	ration:	if Carry bit i (PC) + 2 + 2			Operation	Operation:		if Negative bit is '0' (PC) + 2 + 2n \rightarrow PC		
Stat	us Affected:	None			Status Affe	ected:	None			
Enc	oding:	1110	0011 nn:	nn nnnn	Encoding:		1110	0111 n	nnn nnnn	
Description:		If the Carry bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.		Descriptio	n:	program w The 2's con added to th incremente instruction,	mplement nu le PC. Since ed to fetch the the new add n. This instru	mber '2n' is the PC will have e next		
Wor	ds:	1			Words:		1			
Cycl	les:	1(2)			Cycles:		1(2)			
	Cycle Activity: ump:				Q Cycle / If Jump:	Activity:				
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	Write to PC	D	ecode	Read literal 'n'	Process Data	Write to PC	
	No operation	No operation	No operation	No operation	ор	No eration	No operation	No operation	No operation	
lf N	lo Jump:				lf No Jur	np:				
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	No operation	D	ecode	Read literal 'n'	Process Data	No operation	
Exa	mple:	HERE	BNC Jump		Example:		HERE	BNN Jun	ıp	
	Before Instruc					re Instruc				
PC = address (HERE) After Instruction If Carry = 0;		After	PC Instruction	on	Idress (HER	E)				
	PC If Carry PC	= ado = 1;	dress (Jump) dress (HERE			PC If Negativ PC	= ac ve = 1;	ldress (Jum ldress (HER	-	

BNC	v	Branch if	Not Overflo	w	BNZ	:	Branch if	Not Zero)	
Synt	ax:	BNOV n			Synta	ax:	BNZ n			
Ope	rands:	-128 ≤ n ≤ 1	127		Oper	ands:	-128 ≤ n ≤	127		
Oper	ration:	if Overflow (PC) + 2 + 2			Oper	ation:		if Zero bit is '0' (PC) + 2 + 2n \rightarrow PC		
Statu	is Affected:	None			Statu	is Affected:	None	None		
Enco	oding:	1110	0101 nni	nn nnnn	Enco	ding:	1110	0001	nnnn	nnnn
Description: If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.		Desc	ription:	If the Zero will branch The 2's col added to th incremente instruction, PC + 2 + 2 two-cycle i	mplement r le PC. Sinc ed to fetch t the new a n. This inst	number e the PC he next ddress v	'2n' is C will have will be			
Word	ds:	1			Word	ls:	1			
Cycl	es:	1(2)			Cycle	es:	1(2)			
	ycle Activity: Imp:					ycle Activity: mp:				
	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Proces Data	s W	rite to PC
	No	No	No	No		No	No	No		No
	operation	operation	operation	operation		operation	operation	operatio	on o	peration
If No	o Jump:	0 0	00	<u> </u>	If No	o Jump:	00	0.0		~ /
	Q1	Q2 Read literal	Q3 Process	Q4 No		Q1	Q2 Read literal	Q3 Proces	_	Q4 No
	Decode	read illerai	Data	operation		Decode	'n'	Data	-	peration
Exar	nple:	HERE	BNOV Jump		Exan	nple:	HERE	BNZ JI	ump	
Before Instruction PC = address (HERE) After Instruction If Overflow = 0; PC = address (Jump) If Overflow = 1; PC = address (HERE + 2)			Before Instruct PC After Instruction If Zero If Zero PC	= ac on = 0; = ac = 1;	ldress (HE ldress (Ju ldress (HE	mp))			

BRA	4	Unconditio	nal Bra	nch		
Synta	ax:	BRA n				1
Oper	rands:	$-1024 \le n \le 1$	023			
Oper	ration:	(PC) + 2 + 2r	$n \rightarrow PC$			
Statu	us Affected:	None				
Enco	oding:	1101	0nnn	nnnn	nnnn]
Description:		Add the 2's c the PC. Since incremented the new addr instruction is	e the PC to fetch t ress will b	will have he next i be PC + 2	e instruction, 2 + 2n. This	1
Word	ds:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	Read literal 'n'	Proc Da		Write to PC]
	No	No	N	-	No	
	operation	operation	opera	ation	operation	J
Exar	<u>nple:</u> Before Instru	HERE	BRA	Jump		
	PC After Instruct PC	ion		(HERE)		
	. 0	_ u		(o ap)		

BSF	Bit Set f							
Syntax:	BSF f, b	{,a}						
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]							
Operation:	$1 \rightarrow \text{f}$							
Status Affected:	None							
Encoding:	1000	bbba	ffff	ffff				
Description:	Bit 'b' in re If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 2' Bit-Orient Literal Off	the Acces the BSR i (default). and the e led, this i Literal O never $f \leq$ I.2.3 "By ed Instru	ss Bank is s used to ktended i nstruction ffset Add 95 (5Fh). te-Orient ctions ir	select the nstruction n operates ressing See red and n Indexed				
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	6	Q4				
Decode	Read register 'f'	Proce Dat		Write egister 'f'				
Example:		FLAG_RE	G, 7, 1	L				

Before Instruction		
FLAG_REG	=	0Ah
After Instruction		
FLAG_REG	=	8Ah

BTF	sc	Bit Test Fi	Bit Test File, Skip if Clear					
Synta	ax:	BTFSC f, b	BTFSC f, b {,a}					
Operands:		0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]	$0 \leq b \leq 7$					
Oper	ation:	skip if (f)	= 0					
Statu	s Affected:	None						
Enco	ding:	1011	bbba	ffff ffff	E			
Desc	ription:	instruction is the next instr current instr and a NOP i this a two-cy If 'a' is '0', th 'a' is '1', the GPR bank (i If 'a' is '0' ar set is enable Indexed Lite mode when	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
Word	le.	1						
Cycles:		•	cles if skip a 2-word inst					
QU	ycle Activity: Q1	Q2	Q3	Q4				
	Decode	Read	Process	No				
		register 'f'	Data	operation	۱			
lf sk	ip:							
	Q1	Q2	Q3	Q4				
	No operation	No operation	No operatior	No operation	,			
lf sk	ip and followed			operation	<u> </u>			
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	· ·	۱			
	No operation	No operation	No operation	No operation	,			
	Before Instruct PC After Instructio If FLAG<	FALSE : TRUE : ion = adc n 1> = 0;	FALSE : TRUE : on = address (HERE)					
	PC If FLAG< PC	1> = 1;	Iress (TRUE Iress (FALS					

BTFSS Bit Test File, Skip if Set Syntax: BTFSS f, b {,a} Operands: $0 \leq f \leq 255$ $0 \le b < 7$ $a \in [0,1]$ skip if (f < b >) = 1Operation: Status Affected: None Encoding: ffff ffff 1010 bbba If bit 'b' in register 'f' is '1', then the next Description: instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \leq 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process No operation register 'f' Data If skip: Q2 Q3 Q1 Q4

No No No No operation operation operation operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
No	No	No	No
operation	operation	operation	operation

Example:	HERE	BTFSS	FLAG,	1,	0
	FALSE	:			
	TRUE	:			
Before Instruction	n				
PC	=	address	(HERE)		
After Instruction					
If FLAG<1:	> =	0;			
PC	=	address	(FALSE)		
If FLAG<1:	> =	1;			
PC	=	address	(TRUE)		

BTG	Bit Toggle f	BOV	Branch if Overflow
Syntax:	BTG f, b {,a}	Syntax:	BOV n
Operands:	$0 \le f \le 255$	Operands:	$-128 \le n \le 127$
	0 ≤ b < 7 a ∈ [0,1]	Operation:	if Overflow bit is '1' (PC) + 2 + 2n \rightarrow PC
Operation:	$(\overline{f}\!<\!\!b\!\!>) \to f\!<\!\!b\!\!>$	Status Affected:	None
Status Affected:	None	Encoding:	1110 0100 nnnn nn:
Encoding: Description:	0111bbbaffffffffBit 'b' in data memory location 'f' is inverted.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the BSR is used to select the GPR bank (default).GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and 	Description: Words: Cycles: Q Cycle Activity:	If the Overflow bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will h incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is ther two-cycle instruction. 1 1(2)
Words:	1	lf Jump: Q1	Q2 Q3 Q4
Cycles:	1	Decode	Read literal Process Write to
5	I		'n' Data
Q Cycle Activity: Q1	Q2 Q3 Q4	No	No No No
Decode	Read Process Write	operation	operation operation operation
Decode	register 'f' Data register 'f'	If No Jump: Q1	Q2 Q3 Q4
Example:	BTG PORTC, 4, 0	Decode	Read literal Process No 'n' Data operation
Before Instruct PORTC After Instructio PORTC	= 0111 0101 [75h] on:	Example: Before Instruct PC After Instructi If Overfit PC If Overfit PC	= address (HERE) on ow = 1; = address (Jump)

ΒZ		Branch if Zero			CALL
Synta	ax:	BZ n	Syntax:		
Oper	ands:	$-128 \le n \le 127$			Operands:
Oper	ration:	if Zero bit is (PC) + 2 + 2			Operation:
Statu	is Affected:	None			
Enco	oding:	1110	0000 nn	nn nnnn	
Description:		will branch. The 2's con added to th have incren instruction,	bit is '1', then t nplement num e PC. Since th nented to fetch the new addre n. This instruct	Status Affected: Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	
		two-cycle in			Description:
Word	ds:	1			
Cycle	es:	1(2)			
	ycle Activity:				
	Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	Write to PC	
	No	No	No	No	Words:
	operation	operation	operation	operation	Cycles:
If No	o Jump:	0.0	0.0	<u>.</u>	2
	Q1	Q2	Q3	Q4	Q Cycle Activity:
	Decode	Read literal 'n'	Process Data	No operation	Q1 Decode
_		1			Decode
<u>Exan</u>	<u>nple:</u>	HERE	BZ Jump		No
	PC	= ad	dress (HERE)	operation
	After Instructio If Zero PC If Zero PC	= 1; = ad = 0;	dress (Jump dress (HERE		Example: Before Instruct PC After Instructi

CALL Subroutine Call						
Syntax:	CALL k {,	s}				
Operands:	0 ≤ k ≤ 104 s ∈ [0,1]	$0 \le k \le 1048575$ s $\in [0,1]$				
Operation:	$k \rightarrow PC < 20$ if s = 1 (W) \rightarrow WS (STATUS)	$(PC) + 4 \rightarrow TOS,$ $k \rightarrow PC<20:1>,$ if s = 1 $(W) \rightarrow WS,$ $(STATUS) \rightarrow STATUSS,$ $(BSR) \rightarrow BSRS$				
Status Affected:	None					
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈		
	(PC + 4) is stack. If 's' BSR regist respective STATUSS update occ 20-bit value CALL is a	= 1, the \ ers are al shadow r and BSR curs (defa e 'k' is loa	N, STATU so pushe egisters, S. If 's' = ult). Ther ded into F	JS and d into their WS, 0, no n, the PC<20:1>.		
Words:	2					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'<7:0>,	PUSH F stac	k ʻł	ead literal ('<19:8>, rite to PC		
No operation	No operation	No operat		No peration		
Example: Before Instruc	HERE	CALL	THERE,	1		

Boloro modiao			
PC	=	address	(HERE)
After Instruction	n		
PC TOS WS BSRS STATUSS	= = =		(THERE) (HERE + 4)

CLRF		Clear f				CLF	WDT	Clear Wa	tchdog	Timer	
Syntax:		CLRF f {,;	a}			Synt	ax:	CLRWDT			
Operand	s:	$0 \leq f \leq 255$				Ope	ands:	None			
Operatio	n:	a ∈ [0,1] 000h → f 1 → Z				Ope	ation:	$000h \rightarrow W$ $000h \rightarrow W$ $1 \rightarrow TO,$	-	caler,	
Status Af	ffected:	Z				e		$1 \rightarrow \overline{PD}$			
Encoding	g:	0110	101a	ffff	ffff		is Affected:	TO, PD			<u> </u>
Descripti	on:	Clears the	contents	of the spe	cified		oding:	0000	0000	0000	0100
	register. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).		Desc	Description:		CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, TC and PD, are set.					
		If 'a' is '0' a set is enabl				Word	ds:	1			
		in Indexed I			•	Cycl	es:	1			
		mode when		· · ·		QC	ycle Activity:				
		Section 21 Bit-Oriente					Q1	Q2	Q3	3	Q4
		Literal Offs					Decode	No	Proce		No
Words:		1						operation	Dat	a	operation
Cycles:		1				Exar	nple:	CLRWDT			
Q Cycle	Activity:						Before Instruc				
	Q1	Q2	Q3		Q4		WDT Co		?		
[Decode	Read register 'f'	Proce Data		Write gister 'f'		After Instruction WDT Co WDT Po	unter =	00h 0		
Example	<u>:</u>	CLRF	FLAG_F	REG, 1			<u>TO</u> PD	=	1 1		
	ore Instruct FLAG_RI er Instructio FLAG_RI	EG = 5A m									

COMF	Complem	ent f	
Syntax:	COMF f	{,d {,a}}	
Operands:	$0 \leq f \leq 255$		
	d ∈ [0,1] a ∈ [0,1]		
Operation:	$(\overline{f}) \rightarrow dest$		
Status Affected:	N, Z		
Encoding:	0001	11da fff	ff ffff
Description:	The conten	ts of register 'f	
·	complemen	nted. If 'd' is '0'	, the result is
		'. If 'd' is '1', the c in register 'f' (
		he Access Bar	
	,	he BSR is used	d to select the
	GPR bank	nd the extende	ed instruction
	set is enabl	ed, this instruc	ction operates
		Literal Offset A	•
	mode when Section 21		,
	Section 21	.2.3 "Byte-Ori d Instruction	ented and
	Section 21 Bit-Oriente	.2.3 "Byte-Ori	iented and s in Indexed
Nords:	Section 21 Bit-Oriente	.2.3 "Byte-Ori d Instruction	iented and s in Indexed
	Section 21 Bit-Oriente Literal Offs	.2.3 "Byte-Ori d Instruction	iented and s in Indexed
Words: Cycles: Q Cycle Activity:	Section 21 Bit-Oriente Literal Offs 1 1	.2.3 "Byte-Ori d Instruction	iented and s in Indexed
Cycles: Q Cycle Activity: Q1	Section 21 Bit-Oriente Literal Offs 1 1 Q2	2.3 "Byte-Ori ed Instruction: set Mode" for Q3	ented and s in Indexed details. Q4
Cycles: Q Cycle Activity:	Section 21 Bit-Oriente Literal Offs 1 1 Q2 Read	2.3 "Byte-Ori ed Instruction: set Mode" for Q3 Process	ented and s in Indexed details. Q4 Write to
Cycles: Q Cycle Activity: Q1	Section 21 Bit-Oriente Literal Offs 1 1 Q2	2.3 "Byte-Ori ed Instruction: set Mode" for Q3	ented and s in Indexed details. Q4
Cycles: Q Cycle Activity: Q1	Section 21 Bit-Oriente Literal Offs 1 1 Q2 Read	2.3 "Byte-Ori ed Instruction: set Mode" for Q3 Process	ented and s in Indexed details. Q4 Write to
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	Section 21 Bit-Oriente Literal Offs 1 1 2 Q2 Read register 'f' COMF tion	2.3 "Byte-Ori ed Instruction set Mode" for Q3 Process Data	ented and s in Indexed details. Q4 Write to
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruc REG	Section 21 Bit-Oriente Literal Offs 1 1 1 Q2 Read register 'f' COMF tion = 13h	2.3 "Byte-Ori ed Instruction set Mode" for Q3 Process Data	ented and s in Indexed details. Q4 Write to
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	Section 21 Bit-Oriente Literal Offs 1 1 1 Q2 Read register 'f' COMF tion = 13h	2.3 "Byte-Ori ed Instruction set Mode" for Q3 Process Data	ented and s in Indexed details. Q4 Write to

CPFSEQ	Compare	f with W, Sk	ip if f = W			
Syntax:	CPFSEQ	f {,a}				
Operands:	$0 \le f \le 255$					
On anotic ra	a ∈ [0,1]					
Operation:	(f) - (W), skip if (f) = ((\\\)				
	(unsigned comparison)					
Status Affected:	None	. ,				
Encoding:	0110 001a ffff ffff					
Description:		Compares the contents of data memory				
2000		o the contents				
	1 0	an unsigned s				
	,	en the fetched nd a NOP is ex				
		king this a two				
	instruction.		0,000			
	,	he Access Bar				
	If 'a' is '1', tl GPR bank (he BSR is used	d to select the			
		nd the extende	ed instruction			
		ed, this instruc				
		Literal Offset A	0			
		ever $f \le 95$ (5F	,			
		.2.3 "Byte-Ori				
		set Mode" for				
Words:	1					
Cycles:	1(2)					
-	Note: 3 cy	cles if skip an	d followed			
	by a	a 2-word instru	iction.			
Q Cycle Activity: Q1	02	Q3	04			
Decode	Q2 Read	Process	Q4 No			
Decode	register 'f'	Data	operation			
lf skip:	<u> </u>					
Q1	Q2	Q3	Q4			
No	No	No	No			
operation If skip and followed	operation	operation	operation			
Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
No	No	No	No			
operation	operation	operation	operation			
Example:	HERE	CPFSEQ REG	, 0			
	NEQUAL	:				
	EQUAL :					
Before Instruction						
PC Addre	ess = HE	RE				
		RE				
PC Addre W	ess = HE = ? = ?	RE				
PC Addre W REG After Instructio If REG	ess = HE = ? = ? n = W;					
PC Addre W REG After Instructio If REG PC	ess = HE = ? = ? n = W; = Ad	dress (EQUA)	-)			
PC Addre W REG After Instructio If REG	$\begin{array}{rcl} \mathrm{PSS} & = & \mathrm{HE} \\ & = & ? \\ & = & ? \\ \mathrm{n} \\ & = & \mathrm{W}; \\ & = & \mathrm{Ad} \\ & \neq & \mathrm{W}; \end{array}$	dress (EQUA)				

CPF	SGT	Compare	f with W, Sk	ip if f > W		
Synta	ax:	CPFSGT	CPFSGT f {,a}			
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Oper	ation:		(f) - (W), skip if $(f) > (W)$ (unsigned comparison)			
Status Affected: None						
Enco	Encoding: 0110 010a ffff ff:					
Desc	ription:	0110010affffffffCompares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction.If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates 				
Word	le:	1		uctans.		
Cycle	es:	1(2) Note: 3 cy	cles if skip and 2-word instruc			
QC	ycle Activity:			e /		
1	Q1 Decede	Q2 Deed	Q3 Process	Q4 No		
	Decode	Read register 'f'	Data	operation		
lf sk	ip:	regiotor r	Data	oporation		
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
If sk	ip and followed	_		<u> </u>		
I	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No operation		
	No	No	No	No		
	operation	operation	operation	operation		
<u>Exam</u>	<u>nple:</u>	HERE NGREATER GREATER	CPFSGT RE : :	G, 0		
	Before Instruc	tion				
	PC	= Ad	dress (HERE))		
W = ?						
	After Instruction					
	If REG PC		dress (GREAT	TER)		
	If REG PC	≤ W; = Ad	dress (NGREA	ATER)		

CPFSLT	Compare	Compare f with W, Skip if f < W				
Syntax:	CPFSLT	f {,a}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$					
Operation:	• • • • •	(f) – (W), skip if (f) < (W) (unsigned comparison)				
Status Affected:	None	None				
Encoding: 0110 000a ffff						
Description:	data memory of W by ubtraction. ss than the tched and a NOP is this a hk is selected. d to select the					
Words:	1					
Cycles:		ycles if skip ar a 2-word instru				
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	No operation			
lf skip:	Tegister i	Dala	operation			
Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
If skip and followe	d by 2-word in	struction:				
Q1	Q2	Q3	Q4			
No operation	No operation	No operation	No operation			
No	No	No	No			
operation	operation	operation	operation			
Example:	HERE (CPFSLT REG, :	<u> </u>			
Before Instruc	tion					
PC	= Ad = ?	dress (HERE)			
W After Instructio						
If REG	< W;					
PC If REG	= Ad ≥ W;	dress (LESS))			
PC		dress (NLES	5)			

DAW	Decimal A	Adjust W Re	gister	DECF	Decremer	nt f			
Syntax:	DAW			Syntax:	DECF f{,c	d {,a}}			
Operands:	None			Operands:	$0 \le f \le 255$				
Operation:	tion: If $[W<3:0>>9]$ or $[DC = 1]$ then			d ∈ [0,1]					
	$(W<3:0>) + 6 \rightarrow W<3:0>;$ else $(W<3:0>) \rightarrow W<3:0>$				a ∈ [0,1] (f) – 1 → de	a ∈ [0,1]			
				Operation:					
	(00<3.0>) -	→ VV<3.U>	:0> Status		C, DC, N, C	C, DC, N, OV, Z			
	•	+ DC > 9] or [C		Encoding:	0000	01da ff	ff ffff		
	· · · ·	$6 + DC \rightarrow W <$:7:4> ;	Description:		register 'f'. If '			
	else (W<7·4>) +	$DC \rightarrow W < 7:4$				result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the			
Status Affected:	(((((((((((00 / 11 (1.4)							
Encoding:	0000	0000 000	0 0111		Ìf 'a' is 'o', t				
C									
Description:	DAW adjusts the eight-bit value in W, resulting from the earlier addition of two					GPR bank (default). If 'a' is '0' and the extended ins			
	variables (each in packed BCD format)					ction operates			
		es a correct pa	acked BCD			Literal Offset A	0		
	result.					ever f ≤ 95 (5 .2.3 "Byte-Or	,		
Words:	1					d Instruction			
Cycles:	1				Literal Offs	set Mode" for	details.		
Q Cycle Activity:				Words:	1				
Q1	Q2	Q3	Q4	Cycles:	1				
Decode	Read register W	Process Data	Write W	Q Cycle Activity:					
Example 1:	register w	Dala	VV	Q1	Q2	Q3	Q4		
	DAW			Decode	Read	Process	Write to		
Before Instru					register 'f'	Data	destination		
W	= A5h			F actorial					
С	= 0			Example:		CNT, 1, 0			
DC After Instruct	= 0			Before Instru CNT	uction = 01h				
W	= 05h			Z	= 0				
С	= 1			After Instruc					
DC Example 2:	= 0			CNT Z	= 00h = 1				
Before Instru	ction								
W	= CEh								
C DC	= 0 = 0								
After Instruct	-								
W	= 34h								
C	= 1								
DC	= 0								

DEC	FSZ	Decremen	Decrement f, Skip if 0				
Synta	ax:	DECFSZ f	DECFSZ f {,d {,a}}				
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0,1]				
Oper	ation:		(f) $-1 \rightarrow \text{dest}$, skip if result = 0				
Statu	s Affected:	None					
Enco	ding:	0010	11da ff	ff ffff			
	ription:	001011daffffffffThe contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).If the result is '0', the next instruction, 					
Word	ls:	1					
Cycle		•	cles if skip ar 2-word instru				
QC	ycle Activity:	00	00	04			
	Q1 Decode	Q2 Read	Q3 Process	Q4 Write to			
	Decode	register 'f'	Data	destination			
lf sk	ip:						
-	Q1	Q2	Q3	Q4			
	No	No	No	No			
الم کار	operation	operation	operation	operation			
II SK	Q1	d by 2-word ins Q2	Q3	Q4			
Ι	No	No	No	No			
	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
<u>Exam</u>	nple:	HERE	DECFSZ GOTO	CNT, 1, 1 LOOP			
		CONTINUE					
	Before Instruc						
	PC After Instruction	= Address	(HERE)				
	After Instructio CNT	on = CNT – 1					
	If CNT	= 0;	(_ `			
	PC If CNT	 = Address ≠ 0; 	(CONTINUI	±)			
	PC	= Address	(HERE + 2	2)			

DCFSNZ Decrement f, Skip if not 0					
Syntax:	f {,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$				
Operation:	(f) – 1 → dest, skip if result \neq 0				
Status Affected:	None				
Encoding:	0100 11da ffff ffff				
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles: Q Cycle Activity:		cycles if skip a a 2-word instr			
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
lf skip:					
Q1	Q2	Q3	Q4		
No	No	No	No		
operation If skip and followed	operation	operation	operation		
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
No	No	No	No		
operation	operation	operation	operation		
Example:	ZERO NZERO	DCFSNZ TEM : :	IP, 1, 0		
Before Instruct TEMP After Instructio	=	?			
TEMP If TEMP PC If TEMP PC	= = ≠	0;	ZERO) JZERO)		

GOT	0	Unconditional Branch					
Synta	IX:	GOTO k	GOTO k				
Opera	ands:	$0 \le k \le 104$	$0 \le k \le 1048575$				
Opera	ation:	$k \rightarrow PC < 20$	D:1>				
Statu	s Affected:	None	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)		1110 1111	1111 k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈		
Desci	ription:	GOTO allow anywhere v 2-Mbyte m value 'k' is is always a	within ent emory rai loaded in	ire nge. The to PC<20	20-bit D:1>. GOTC		
Word	s:	2	2				
Cycle	S:	2					
QC	cle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'<7:0>,	No operat	tion '	ead literal k'<19:8>, /rite to PC		
	No	No	No		No		
	operation	operation	operat	tion o	operation		
Example: GOTO THERE After Instruction PC = Address (THERE)							

INCF	Incremen	tf				
Syntax:	INCF f{,c	d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(f) + 1 \rightarrow de	(f) + 1 \rightarrow dest				
Status Affected:	C, DC, N,	OV, Z				
Encoding:	0010	10da	fff	f ffff		
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
	Section 21 Bit-Oriente	.2.3 "Byt ed Instru	e-Orie	ented and in Indexed		
Words:	Section 21 Bit-Oriente	.2.3 "Byt ed Instru	e-Orie	ented and in Indexed		
	Section 21 Bit-Oriente Literal Offs	.2.3 "Byt ed Instru	e-Orie	ented and in Indexed		
	Section 21 Bit-Oriente Literal Offs 1	.2.3 "Byt ed Instru	e-Orie	ented and in Indexed		
Cycles:	Section 21 Bit-Oriente Literal Offs 1	.2.3 "Byt ed Instru	e-Orie ctions " for d	ented and in Indexed		
Cycles: Q Cycle Activity:	Section 21 Bit-Oriente Literal Offs 1 1	.2.3 "Byt ed Instruc set Mode	e-Orie ctions :" for d	nted and in Indexed etails.		
Cycles: Q Cycle Activity: Q1	Section 21 Bit-Oriente Literal Offs 1 1 Q2 Read	.2.3 "Byt ed Instruc set Mode Q3 Proce Data	e-Orie ctions :" for d	Anted and in Indexed etails. Q4 Write to		

INC	FSZ	Increment	Increment f, Skip if 0				
Synta	ax:	INCFSZ f	INCFSZ f {,d {,a}}				
Oper	rands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0,1]				
Oper	ration:	· · /	(f) + 1 \rightarrow dest, skip if result = 0				
Statu	is Affected:	None	None				
Enco	oding:	0011	0011 11da ffff ffff				
Desc	ription:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word		1					
Cycle		1(2)	cles if skip and	1 followed			
		•	2-word instruc				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	Write to destination			
lf sk	l		Data	destination			
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followe	-	struction:				
	Q1	Q2	Q3	Q4			
	No operation	No operation	No operation	No operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exan</u>	nple:	HERE] NZERO : ZERO :	:	T, 1, 0			
	Before Instruc PC After Instructio	= Address	(HERE)				
	CNT If CNT PC	= CNT + 1 = 0; = Address					
	If CNT PC	≠ 0; = Address	(NZERO)				

INFS	SNZ	Incremen	Increment f, Skip if not 0				
Synta	ax:	INFSNZ f	{,d {,a}}				
Oper	ands:	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$					
Oper	ation:	()	(f) + 1 \rightarrow dest, skip if result \neq 0				
Statu	s Affected:	None					
Enco	ding:	0100	10da ff:	ff ffff			
Desc	ription:	incremente placed in W placed back If the result instruction, discarded a instead, ma instruction. If 'a' is '0', t If 'a' is '0', t If 'a' is '0', t GPR bank If 'a' is '0' a set is enabl in Indexed mode when Section 21	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Ascess Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				
Word	ls:	1	1				
Cycle	es:						
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
		register 'f'	Data	destination			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followe	-		_			
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exan</u>	<u>nple:</u>	HERE I	INFSNZ REG	B, 1, 0			

Example: HERE ZERO NZERO Before Instruction

Before Instruc	tion		
PC	=	Address	(HERE)
After Instruction	n		
REG	=	REG + 1	
If REG	¥	0;	
PC	=	Address	(NZERO)
If REG	=	0;	
PC	=	Address	(ZERO)

IOR	LW	Inclusive	Inclusive OR Literal with W			
Synt	ax:	IORLW k				
Oper	rands:	$0 \le k \le 25$	5			
Oper	ration:	(W) .OR. I	$x \to W$			
Statu	us Affected:	N, Z				
Enco	oding:	0000	0000 1001 kkkk kkk			
Desc	cription:	The contents of W are ORed with the eight-bit literal 'k'. The result is placed in W.				
Word	ds:	1				
Cycl	es:	1				
QC	vcle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	Read literal 'k'	Proce Dat		Vrite to W	
<u>Exar</u>	<u>nple:</u>	IORLW	35h			
	Before Instruc	tion				
	W	= 9Ah				

BFh

=

After Instruction W

IORWF	Inclusive OR W with f
Syntax:	IORWF f {,d {,a}}
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]
Operation:	(W) .OR. (f) \rightarrow dest
Status Affected:	N, Z
Encoding:	0001 00da ffff ffff
Description:	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	ReadProcessWrite toregister 'f'Datadestination
Example:	IORWF RESULT, 0, 1

Before Instruction RESULT = W =

W

13h 91h After Instruction RESULT = 13h

=

93h

LFS	R	Load FSF	र			
Synta	ax:	LFSR f, k				
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 409 \end{array}$	95			
Oper	ation:	$k \to FSRf$				
Statu	s Affected:	None				
Enco	oding:	1110 1111			k ₁₁ kkk kkkk	
Desc	ription:	The 12-bit File Select				
Word	ls:	2				
Cycles:		2	2			
Q Cycle Activity:						
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k' MSB	Proce Data	a lin N	Write teral 'k' /SB to FSRfH	
	Decode	Read literal 'k' LSB	Proce Data		ite literal to FSRfL	
<u>Exan</u>	n <u>ple:</u> After Instructio FSR2H FSR2L	LFSR 2, on = 03 = AB	h			

MOVF	Move f			
Syntax:	MOVF f{	,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$f \to dest$			
Status Affected:	N, Z			
Encoding:	0101	00da	ffff	ffff
	status of 'd' placed in W placed back Location 'f' 256-byte back If 'a' is '0', t If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher Section 21 Bit-Oriente Literal Offe	<i>I</i> . If 'd' is '1 k in registe can be any ank. he Access he BSR is in (default). nd the exter ed, this ins Literal Offs hever $f \le 95$.2.3 "Byte- d Instruct	', the res r 'f' (defa where i Bank is used to s ended in truction et Addre 5 (5Fh). S -Oriente ions in	sult is ault). In the selected. select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	1	Q4
Decode	Read register 'f'	Process Data	s V	Vrite W
Example:	MOVF R	EG, 0, 0		
Before Instruc REG W	tion = 22 = FF			

After Instruction REG

W

=

=

22h

22h

 $\ensuremath{\textcircled{}^{\circ}}$ 2006 Microchip Technology Inc.

MOVFF	Move f to	o f		
Syntax:	MOVFF f	_s ,f _d		
Operands:	$\begin{array}{l} 0 \leq f_s \leq 40 \\ 0 \leq f_d \leq 40 \end{array}$			
Operation:	$(f_s) \to f_d$			
Status Affected:	None			
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d
Description:	1111ffffffffffff_dThe contents of source register 'f _a ' are moved to destination register 'f _a '.Location of source 'f _s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f _a ' can also be anywhere from 000h to FFFh.Either source or destination can be W (a useful special situation).MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.2			
Words:	2			
Cycles:	2 (3)			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4

QI	QZ	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:	MOVFF	REG1,	REG2	
Before Instruction	n			
REG1	=	33h		

REG1	=	33h
REG2	=	11h
After Instruction		
REG1	=	33h
REG2	=	33h

MOVLB	Move Lite	eral to Lo	ow Nibł	ole in BSF
Syntax:	MOVLW	k		
Operands:	$0 \le k \le 255$	5		
Operation:	$k \to BSR$			
Status Affected:	None			
Encoding:	0000	0001	kkkk	kkkk
Description:	The eight-l Bank Sele of BSR<7: regardless	ct Registe 4> always	er (BSR). s remain	The values '0',
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Proce Dat		Vrite literal k' to BSR
Example:	MOVLB	5		
Before Instruc BSR Reg	jister = 02	2h		

After Instruction BSR Register = 05h

Move W to f MOVWF f {,a}

MO	/LW	Move Lit	eral to V	V		
Synta	ax:	MOVLW	k			
Oper	ands:	$0 \le k \le 25$	$0 \leq k \leq 255$			
Oper	ation:	$k \to W$				
Statu	is Affected:	None				
Enco	oding:	0000	1110	kkk}	ç	kkkk
Desc	ription:	The eight-bit literal 'k' is loaded into W.				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read	Proce	ess	Wr	ite to W
		literal 'k'	Dat	а		
Exan	nple:	MOVLW	5Ah			

Operands: $0 \leq f \leq 255$ $a \in [0,1]$ Operation: $(W) \rightarrow f$ Status Affected: None Encoding: 0110 111a ffff ffff Description: Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details. 1 1

Q Cycle Activity:

Words:

Cycles:

MOVWF

Syntax:

Q1	Q2	Q3	Q4	_
Decode	Read	Process	Write	
	register 'f'	Data	register 'f'	

Example: REG, 0 MOVWF

Before Instruction

W REG	=	4Fh FFh
After Instruct		
W REG	= =	4Fh 4Fh

Example: MOVLW 5Ah

After Instruction

W = 5Ah

MULLW	Multiply Literal with W			
Syntax:	MULLW	k		
Operands:	$0 \le k \le 255$	5		
Operation:	(W) x k \rightarrow	PRODH:PROD	DL	
Status Affected:	None			
Encoding:	0000	1101 kkk	k kkkk	
Description:	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL	
	MT11 T 1.1			
Example:	MULLW	0C4h		
Example: Before Instruc		0C4h		

MULWF	Multiply	W with f			
Syntax:	MULWF	f {,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5			
Operation:	(W) x (f) –	> PRODH:I	PRODL		
Status Affected:	None	None			
Encoding:	0000	001a	ffff	ffff	
Description:	out betwee register file result is st register pa high byte. unchange None of th Note that r possible in result is po If 'a' is '0', selected. I to select th If 'a' is '0' a set is enak operates in Addressin $f \leq 95$ (5FH "Byte-Oric	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read	Process		Write	
	register 'f'	Data	Р	egisters RODH: PRODL	
Example:	MULWF	REG, 1			
Before Instruc	tion				
W REG PRODH PRODL	= C4 = B5 = ? = ?				
After Instruction	n				

W	=	C4h
REG	=	B5h
PRODH	=	8Ah
PRODL	=	94h

NEGF	Negate f			
Syntax:	NEGF f	{,a}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$	i		
Operation:	$(\overline{f}) + 1 \rightarrow$	f		
Status Affected:	N, OV, C,	DC, Z		
Encoding:	0110	110a	ffff	ffff
Description:	Location 'f compleme data memo If 'a' is '0', If 'a' is '0', GPR bank If 'a' is '0', set is enab in Indexed mode whe Section 2' Bit-Orient Literal Off	nt. The reprint of the Access the BSR is (default), and the epoled, this is Literal O never $f \leq$ 1.2.3 "By ed Instru	esult is place on 'f'. as Bank is s used to s xtended in nstruction ffset Addre 95 (5Fh). te-Oriente ictions in	eed in the selected. select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			

NOF)	No Operation				
Synta	ax:	NOP				
Oper	ands:	None				
Oper	ation:	No operat	ion			
Statu	is Affected:	None				
Enco	oding:	0000	0000	000	0 0000	
		1111	xxxx	XXX	x xxxx	
Desc	ription:	No operat	ion.			
Word	ds:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	No	No)	No	
		operation	opera	tion	operation	

Example:

None.

Words:	
--------	--

Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

Before Instru	ction			
REG	=	0011	1010	[3Ah]
After Instructi	on			
REG	=	1100	0110	[C6h]

© 2006 Microchip Technology Inc.

POP	Рор Тор	Pop Top of Return Stack				
Syntax:	POP					
Operands:	None					
Operation:	$(TOS) \to b$	it bucket				
Status Affected:	None					
Encoding:	0000	0000 0000 0000 0110				
Description:	stack and is then becon was pushe This instruc the user to	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	No operation	POP TOS value	No operation			
Example:	POP GOTO	NEW				
Before Instru TOS Stack (1	ction level down)	= 0031 = 0143	=			
After Instructi TOS PC	on	= 0143 = NEW				

PUS	н	Push Top	of R	eturn S	tacl	ĸ
Synta	ax:	PUSH				
Oper	ands:	None				
Oper	ation:	$(PC + 2) \rightarrow$	TOS			
Statu	s Affected:	None				
Enco	ding:	0000	0000	000	0	0101
Desc	ription:	The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack.				TOS stack. enting a OS and
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2		Q3		Q4
	Decode	PUSH PC + 2 onto return stack		No eration	op	No peration
<u>Exan</u>	nple:	PUSH				
	Before Instruc TOS PC	tion	=	345Ah 0124h		
	After Instructio PC TOS Stack (1	on level down)	= = =	0126h 0126h 345Ah		

RCA	LL	Relative C	Relative Call			
Synta	ax:	RCALL n	RCALL n			
Oper	ands:	-1024 ≤ n ≤	-1024 ≤ n ≤ 1023			
Oper	ation:	$(PC) + 2 \rightarrow (PC) + 2 + 2$	-	;		
Statu	s Affected:	None	None			
Enco	ding:	1101	1nnn	nnni	n	nnnn
Desc	ription:	from the cu address (PC stack. Then number '2n' have incren instruction, PC + 2 + 2r	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.			
Word	s:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read literal 'n' PUSH PC to stack	Proce Dat		Wri	te to PC
	No	No	No)		No
	operation	operation	opera		ор	peration

Example: HERE RCALL Jump

Before Instruction PC = Address (HERE) After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

Syntax: RESET Operands: None Operation: Reset all registers and flags that are affected by a MCLR Reset. Status Affected: All Encoding: 0000 0000 1111 1111 Description: This instruction provides a way to execute a MCLR Reset in software. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Start No No	RES	ET	Reset				
Operation: Reset all registers and flags that are affected by a MCLR Reset. Status Affected: All Encoding: 0000 0000 1111 1111 Description: This instruction provides a way to execute a MCLR Reset in software. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Start No No	Synta	ax:	RESET				
affected by a MCLR Reset. Status Affected: All Encoding: 0000 0000 1111 1111 Description: This instruction provides a way to execute a MCLR Reset in software. Words: 1 Cycles: 1 Q Cycle Activity: Q2 Q3 Q4 Decode Start No No	Oper	ands:	None				
Encoding: 0000 0000 1111 1111 Description: This instruction provides a way to execute a MCLR Reset in software. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Start No No	Oper	ation:	° °				
Description: This instruction provides a way to execute a MCLR Reset in software. Words: 1 Cycles: 1 Q Cycle Activity: Q2 Q3 Q4 Decode Start No No	Statu	is Affected:	All				
execute a MCLR Reset in software. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Start No No	Enco	oding:	0000	0000	1111	1111	
Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Start No No	Desc	cription:				•	
Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Start No No	Word	ds:	1				
Q1 Q2 Q3 Q4 Decode Start No No	Cycle	es:	1				
Decode Start No No	QC	ycle Activity:					
		Q1	Q2	Q3	5	Q4	
Denet encodies encodies		Decode					
Reset operation operation			Reset	opera	tion o	peration	

Example:

After Instruction

Registers =	Reset Value
FI - *	Reset Value
Flags" =	Reset value

RESET

RETFIE	Return fro	om Interrup	t	RET	LW	Return Lit	teral to W	
Syntax:	RETFIE {	5}		Synt	ax:	RETLW k		
Operands:	$s \in [0,1]$			Ope	ands:	$0 \le k \le 255$		
Operation:	if s = 1	IEH or PEIE/G	iIEL,	Оре	ation:	$k \rightarrow W$, (TOS) $\rightarrow P0$ PCLATU, P	C, CLATH are ur	nchanged
	$(WS) \rightarrow W;$	\rightarrow STATUS;		Statu	is Affected:	None		
	(STATUSS) (BSRS) \rightarrow			Enco	oding:	0000	1100 kki	kk kkkk
	PCLATU, P	CLATH are ur	nchanged	Desc	ription:		I with the eigh	
Status Affected:	GIE/GIEH,	PEIE/GIEL.						aded from the
Encoding:	0000	0000 00	01 000s			•	tack (the retur Idress latch (F	,
Description:		n interrupt. Sta				remains un	,	,
	•	Stack (TOS) is errupts are ena		Wor	ds:	1		
		er the high or l		Cycl	es:	2		
		rupt enable bit		QC	ycle Activity:			
		the shadow re and BSRS, are			Q1	Q2	Q3	Q4
		ponding regist			Decode	Read	Process	POP PC
		nd BSR. If 's' =	, ,			literal 'k'	Data	from stack, Write to W
		gisters occurs	(default).		No	No	No	No
Words:	1				operation	operation	operation	operation
Cycles:	2							
Q Cycle Activity: Q1	Q2	Q3	Q4	<u>Exar</u>	<u>nple:</u>			
Decode	No	No	POP PC		CALL TABLE	; W contai	ins table	
Decode	operation	operation	from stack			; offset v		
			Set GIEH or			; W now ha ; table va		
			GIEL		:	, cabie ve	iiuc	
No operation	No operation	No operation	No operation	TAB				
oporation	oporation	oporation	oporation		ADDWF PCL RETLW k0	; W = offs ; Begin ta		
Example:	RETFIE :	1			RETLW k1	;		
After Interrup	t				:			
PC W BSR		= TOS = WS = BSRS			: RETLW kn	; End of t	able	
STATUS GIE/GIE	H, PEIE/GIEL	= STATU = 1	155		Before Instruct	= 07h		
					After Instructio W	on = value of	kn	

RETU	JRN	Return fro	om Subrouti	ine	RLCF	Rotate Le	eft f throu	igh Ca	arry
Synta	x:	RETURN	{S}		Syntax:	RLCF f	{,d {,a}}		
Opera Opera		$s \in [0,1]$ (TOS) $\rightarrow PG$ if $s = 1$	С,		Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
		$(BSRS) \rightarrow I$			Operation:	$(f < n >) \rightarrow d$ $(f < 7 >) \rightarrow C$ $(C) \rightarrow dest$),	` ,	
_			CLATH are ur	ichanged	Status Affected:	C, N, Z			
Status Encoc	Affected:	None	0000 000	01 001s	Encoding:	0011	01da	ffff	ffff
Descr	iption:	popped and is loaded in 's'= 1, the c registers, W are loaded registers, W	a subroutine. T I the top of the to the program ontents of the /S, STATUSS into their corre /, STATUS and pdate of these ault).	e stack (TOS) n counter. If shadow and BSRS, esponding d BSR. If	Description:	The conter one bit to t flag. If 'd' is W. If 'd' is in register If 'a' is '0', selected. If select the If 'a' is '0' a set is enab	he left thro s '0', the rest '1', the rest f' (default) the Access i 'a' is '1', th GPR bank and the exte iled, this in:	ugh the sult is p alt is sto Bank i Bank i Bank (default ended i structio	Carry blaced in bred back is is used to t). nstruction n
Words	8:	1				operates ir Addressing			Offset
Cycles	s:	2				f ≤ 95 (5Fh	-		.2.3
Q Cy	cle Activity:					"Byte-Orie			
F	Q1	Q2	Q3	Q4		Instruction Mode" for			rai Onset
	Decode	No operation	Process Data	POP PC from stack		C	1	ister f	
	No	No	No operation	No	Words:	1			
L	operation	operation	operation	operation	Cycles:	1			
					Q Cycle Activity:	I			
Exam	ple:	RETURN			Q Cycle Activity.	Q2	Q3		Q4
A	After Instruction PC = T0				Decode	Read register 'f'	Proces Data		Write to estination
					Example: Before Instruc REG C After Instructi REG W	= 1110 (= 0	0110	0, 0	

RLNCF	Rotate Le	eft f (No	Carry)	
Syntax:	RLNCF	f {,d {,a}}		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
Operation:	$(f < n >) \rightarrow d$ $(f < 7 >) \rightarrow d$		>,	
Status Affected:	N, Z			
Encoding:	0100	01da	ffff	ffff
	one bit to t is placed in stored bac If 'a' is '0', 1 If 'a' is '1', 1 GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 2' Bit-Orient Literal Off	n W. If 'd' k in regist the Acces the BSR is (default). and the ex led, this ir Literal Of never f ≤ 9 I.2.3 "Byt ed Instru	is '1', the eer 'f' (defi- s Bank is s used to s attended in astruction ffset Addr 95 (5Fh). te-Orient ctions in	result is ault). selected. select the astruction operates essing See ed and Indexed
	_	regi	ster f]•
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data		Vrite to stination
Example:	RLNCF	REG,	1, 0	
Before Instruc REG After Instructio REG	= 1010 1			

RRCF	-	R	otate Ri	ght f th	rougł	h Ca	arry
Syntax	<:	R	RCF f{	,d {,a}}			
Opera	nds:		≤ f ≤ 255				
			∈ [0,1] ∈ [0,1]				
Opera	tion:	(f< (f<	$(n>) \rightarrow do(0>) \rightarrow C$ $(0>) \rightarrow dest$,	>,		
Status	Affected:	C,	N, Z				
Encod	ing:		0011	00da	fff	f	ffff
		reg If ' If ' GI	'd' is '1', f gister 'f' (fa' is '0', t fa' is '1', t PR bank fa' is '0' a	default). he Acces he BSR (default) ind the e	ss Ban is usec xtende	ik is d to s ed in	selected select th structior
		in ma Se Bi	Indexed ode wher ection 21 t-Oriente teral Off	Literal O never f ≤ .2.3 "By ed Instru set Mode	ffset A 95 (5F t e-Ori e ctions	ddre h). ente s in deta	essing See ed and Indexec
		in Ma Se Bi Lit	Indexed ode wher ection 21 t-Oriente teral Offs	Literal O never f ≤ .2.3 "By ed Instru set Mode	ffset A 95 (5F te-Orio ctions e" for c	ddre h). ente s in deta	See ed and Indexed
Words		in Me Bi Lit	Indexed ode wher ection 21 t-Oriente teral Offs	Literal O never f ≤ .2.3 "By ed Instru set Mode	ffset A 95 (5F te-Orio ctions e" for c	ddre h). ente s in deta	essing See ed and Indexec
Cycles	3:	in Ma Se Bi Lit	Indexed ode wher ection 21 t-Oriente teral Offs	Literal O never f ≤ .2.3 "By ed Instru set Mode	ffset A 95 (5F te-Orio ctions e" for c	ddre h). ente s in deta	essing See ed and Indexec
Cycles		in Me Bi Lit	Indexed ode wher ection 21 t-Oriente teral Offs	Literal O never f ≤ .2.3 "By ed Instru set Mode	ffset A 95 (5F te-Ori terori erions er for c egister	ddre h). ente s in deta	essing See ed and Indexec
Cycles	: cle Activity:	in M Se Bi Lit	Indexed ode wher ection 21 t-Oriente teral Offs	Literal O never f ≤ .2.3 "By ed Instru set Mode	ffset A 95 (5F te-Orio ctions 9" for c egister	ddre Fh). : ente s in deta f V	essing See ed and Indexec ils.
Cycles	s: cle Activity: Q1 Decode	in ma Se Bi Lit 1 1	Indexed ode where ection 21 t-Oriente teral Offs C Q2 Read	Literal O never f ≤ .2.3 "By ed Instru set Mode ref Ca Proce Dat	ffset A 95 (5F te-Orio ctions 9" for c egister	ddre Th). S ente s in deta f V de	essing See ed and Indexec ils.
Cycles Q Cyc Examp	s: Cle Activity: Q1 Decode Decode Decode	in mơ Se Bi Li 1 1 reç RF	Indexed ode where ection 21 t-Orientet teral Offs C Q2 Read gister 'f'	Literal O never f ≤ .2.3 "By ed Instru set Mode ref Ca Proce Dat	ffset A 95 (5F te-Ori c ctions a" for c egister ess a	ddre Th). S ente s in deta f V de	essing See ed and Indexec ils.
Cycles Q Cyc Examp	s: Cle Activity: Q1 Decode Decode Decode Decode Decode REG	in mc Se Bi Lit 1 1 RF cc ction	Indexed ode where ection 21 t-Oriente teral Offs C Q2 Read gister 'f' RCF	Literal O never f ≤ .2.3 "By ed Instru set Mode → re Q3 Proce Dat	ffset A 95 (5F te-Ori c ctions a" for c egister ess a	ddre Th). S ente s in deta f V de	essing See ed and Indexec ils.
Cycles Q Cyc <u>Exam</u> p B	s: Cle Activity: Q1 Decode Decode Decode Decode	in m Se Bi Li 1 1 1 1 1 8 8 8 8 8 8 8 8 8 8 8 8 8 8	Indexed ode where ection 21 t-Oriente teral Offs C Q2 Read gister 'f'	Literal O never f ≤ .2.3 "By ed Instru set Mode → re Q3 Proce Dat	ffset A 95 (5F te-Ori c ctions a" for c egister ess a	ddre Th). S ente s in deta f V de	essing See ed and Indexec ils.

RRNCF		Rotate	Right f (N	lo Ca	rry)	
Syntax:		RRNCF	f {,d {,a}}			
Operands:		$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	55			
Operation:		$(f) \rightarrow$ $(f<0>) \rightarrow$	dest <n –<br="">dest<7></n>	1>,		
Status Affe	ected:	N, Z				
Encoding:		0100	00da	fff	f	ffff
Description	n:	one bit to is placed ba lf 'a' is '0 selected, is '1', the per the B lf 'a' is '0 set is ena in Indexe mode wh Section a Bit-Orier	ents of reg the right. in W. If 'd ack in regi ', the Acce overriding n the bank SR value ' and the e abled, this d Literal C enever f = 21.2.3 "By fiset Mod	If 'd' is ' is '1', ster 'f' ess Bar the BS will be (defaul extende instruc Offset A : 95 (5F /te-Ori uction	'0', f the i (defa hk wi SR v e sel ttion defa in detai	the result result is ault). Il be alue. If 'a' ected as struction operates essing See ed and Indexed
Words:		L 1				
		1				
Cycles: Q Cycle A	ctivity:	I				
	Q1	Q2	Q	3		Q4
De	ecode	Read register 'f	Proc	ess	-	Vrite to stination
After	<u>:</u> e Instruc REG Instructic REG	= 1101 on	REG, 1 0111 1011	, 0		
Example 2	. <u>.</u>	RRNCF	REG, 0	, 0		
Befor	e Instruc	tion				
	W REG Instructic		0111			
	W REG		1011 0111			

SETF	Set f			
Syntax:	SETF f{,	a}		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	$FFh\tof$			
Status Affected:	None			
Encoding:	0110	100a	ffff	ffff
Description:	The conter are set to F If 'a' is '0', ' If 'a' is '1', ' GPR bank If 'a' is '0' a set is enab in Indexed mode when Section 21 Bit-Oriente Literal Off	Fh. the Access (default). and the ex led, this ir Literal Off never $f \leq 9$.2.3 "Byte ed Instruct	s Bank is used to s tended in struction set Addre 5 (5Fh). 3 e-Oriente ctions in	selected. select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce: Data		Write gister 'f'
Example: Before Instruc REG	SETF tion = 54	REG	, 1	

REG	=	5Ah
After Instruction		
REG	=	FFh

Enter Sle	ep mode		SUBFWB	Subtract	f from W w	ith Borrow
SLEEP			Syntax:	SUBFWB	f {,d {,a}}	
None			Operands:		5	
$00h \rightarrow WE$	DT,			d ∈ [0,1]		
	postscaler,		0		.	
			·			
	0000 000	0 0011	Ū.			
The Powe cleared. The is set. Wat postscaler The proces	r-Down status ne Time-out st chdog Timer a are cleared. ssor is put into	bit (PD) is atus bit (TO) nd its Sleep mode	Description:	(borrow) fr method). I in W. If 'd' register 'f' If 'a' is '0', selected. I	rom W (2's con f 'd' is '0', the r is '1', the resu (default). the Access B f 'a' is '1', the	mplement esult is stored Ilt is stored in ank is BSR is used
1						
1						
				•		
Q2	Q3	Q4				
No	Process	Go to		```	,	
operation	Data	Sleep				Literal Offset
SLEEP			Worder		details.	
?				I		
?				02	02	Q4
				1		Write to
0			Debbde	register 'f'	Data	destination
vake-up, this b	it is cleared.		Before Instruct REG W C After Instructi REG W C Z N <u>Example 2:</u> Before Instruct REG W C	$\begin{array}{rcl} \text{stion} & = & 3 \\ = & 2 \\ = & 1 \\ \text{on} & = & FF \\ = & 2 \\ = & 0 \\ = & 0 \\ = & 0 \\ = & 1 \\ \text{subFwb} \\ \text{stion} & = & 2 \\ = & 5 \\ = & 1 \\ \text{on} & = & 2 \\ = & 3 \\ = & 1 \\ = & 0 \end{array}$	sult is negativ	e
	$\begin{array}{c} \text{SLEEP} \\ \text{None} \\ 00h \rightarrow \text{WED} \\ 0 \rightarrow \underline{\text{WDT}} \\ 1 \rightarrow \underline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \\ \hline \hline \hline \text{TO}, \\ \overline{\text{PD}} \\ \hline \hline \hline 0000 \\ \hline \hline \text{The Power cleared. The Power cleared. This set. Wat postscaler \\ The proces with the ost 1 \\ 1 \\ \hline \hline \\ 2 \\ \hline \\ 2 \\ \hline \\ 3 \\ \hline \\ 3 \\ \hline \\ 1 \\ 1 \\ \hline \\ 0 \\ \hline \end{array}$	SLEEP None $00h \rightarrow WDT$, $0 \rightarrow WDT$ postscaler, $1 \rightarrow TO$, $0 \rightarrow PD$ TO, PD $0000 0000 0000$ The Power-Down status cleared. The Time-out statis is set. Watchdog Timer at postscaler are cleared. The processor is put into with the oscillator stoppe 1 Q2 Q3 No Process operation Data SLEEP ion ? n 1 † 1	SLEEP None $00h \rightarrow WDT$, $0 \rightarrow WDT$ postscaler, $1 \rightarrow TO$, $0 \rightarrow PD$ TO, PD $0000 0000 0010$ The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped. 1 Q2 Q3 Q4 No Process Go to operation Data Sleep	SLEEP Syntax: None Operands: $00h \rightarrow WDT$, Operands: $0 \rightarrow WDT$ postscaler, Syntax: $1 \rightarrow TO$, Operation: TO, PD Status Affected: Encoding: Description: Description: Status Affected: TO, PD Status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its Description: Description Description: 1 C2 Q3 Q2 Q3 Q4 No Process Go to operation Data Sleep SLEEP Words: Cycles: ion Q Q Cycle Activity: 1 Decode Example 1: Before Instruct REG W W V C Z Na Process Before Instruct REG V C Z N C Z N N C Z N N C Z N N	SLEEPSumeNone $0 \rightarrow WDT$, $0 \rightarrow WDT$ postscaler, $1 \rightarrow TO$, $0 \rightarrow PD$ TO, PD TO, PD TO, PD $To ever.Down status bit (PD) iscleared. The Time-out status bit (TO)is set. Watchdog Timer and itspostscaler are cleared.112Q2Q3Q4NoProcessGo toDataSLEEPtion?1 10SLEEPtion?1 10SLEEPtion?1 10SLEEPtion?1 10Warke-up, this bit is cleared.Particleared.SLEEPtion?1 10Particleared.Particleared.SLEEPtion?1 10Varke-up, this bit is cleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particleared.Particlear$	SLEEPNone $0h \rightarrow WDT$, $0 \rightarrow WDT$ postscaler, $1 \rightarrow \overline{10}$, $0 \rightarrow PD$ $\overline{10}, PD$ $\overline{11}, PD$ $\overline{10}, PD$ $\overline{11}, PD$ 1

		Litera	ll
SUBLW k	(
$0 \le k \le 255$	5		
$k-(W) \rightarrow$	W		
N, OV, C, I	DC, Z		
0000	1000	kkkk	kkkk
			•
1			
1			
Q2	Q3		Q4
Read literal 'k'			Write to W
SUBLW C)2h		
= 01h = ? = 01h = 1 ; re = 0	esult is po	sitive	
SUBLW C)2h		
= 02h = ? = 00h	sult is ze	ro	
	5011 15 26	10	
SUBLW ()2h		
= 03h = ? = FFh ; (2 = 0 ; re = 0			
	$0 \le k \le 255$ $k - (W) \rightarrow$ N, OV, C, 1 0000 W is subtra literal 'k'. T 1 1 Q2 Read literal 'k' SUBLW 0 SUBLW	$0 \le k \le 255$ $k - (W) \rightarrow W$ N, OV, C, DC, Z 0000 1000 W is subtracted from literal 'k'. The result 1 1 Q2 Q3 Read Proces literal 'k' Data SUBLW 02h 0 SUBLW 02h SUBLW 02h	$0 \le k \le 255$ $k - (W) \rightarrow W$ N, OV, C, DC, Z 0000 1000 kkkk W is subtracted from the eiliteral 'k'. The result is place 1 1 Q2 Q3 Read Process N iteral 'k' Data SUBLW 02h Q2 D3 Read Process N SUBLW 02h On = 01h = 0 + 1 ; result is positive = 0 + 1 ; result is positive = 0 + 1 ; result is zero = 0 + 1 ; result is zero = 1 ; result is zero = 1 ; result is zero = 0 + 1 ; result is zero + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +

SUBWF	Subtract	W from f	
Syntax:	SUBWF	f {,d {,a}}	
Operands:	$0 \le f \le 255$	5	
	d ∈ [0,1] a ∈ [0,1]		
Operation		deat	
Operation:	(f) – (W) –		
Status Affected:	N, OV, C,		
Encoding:	0101	11da fff	
Description:	compleme result is st result is st (default). If 'a' is 'o', selected. I to select ti If 'a' is 'o' a set is enal operates i Addressin $f \le 95$ (5FF "Byte-Orie Instructio	V from register ent method). If ' ored in W. If 'd ored back in re the Access Ba f 'a' is '1', the B he GPR bank (and the extended oled, this instru n Indexed Liter g mode whene h). See Section ented and Bit- ns in Indexed I	d' is '0', the ' is '1', the egister 'f' ank is 3SR is used default). ed instruction iction ral Offset over 1 21.2.3 Oriented
Words:	Mode" for 1	details.	
Cycles:	1		
•	I		
Q Cycle Activity: Q1	Q2	Q3	Q4
	QZ	00	40
Decode	Read	Process	Write to
Decode	Read register 'f'	Process Data	Write to destination
		Data	
Example 1: Before Instruc REG W C After Instructio REG W C	register 'f' SUBWF tion = 3 = 2 = ? on = 1 = 2 = 1 ; re		destination
Example 1: Before Instruc REG W C After Instructio REG W	register 'f' SUBWF tion = 3 = 2 = ? on = 1 = 2	Data REG, 1, 0	destination
Example 1: Before Instruc REG W C After Instructio REG W C Z	register 'f' SUBWF tion = 3 = 2 = ? on = 1 = 2 = 1 ; re = 0	Data REG, 1, 0	destination
Example 1: Before Instruct REG W C After Instructio REG W C Z N	register 'f' SUBWF tion = 3 = 2 = ? on = 1 = 0 = 0 SUBWF tion = 2 = 1; re = 2 = ? on = 2 = 0 = 0 = 0 = 0 = 0 = 2 = 1; re = 2 = ? on = 1 = 1; re = 2 = ? on = 1 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0	Data REG, 1, 0	destination
Example 1: Before Instruct REG W C After Instruction REG W C Example 2: Before Instruct REG W C After Instruction REG W C After Instruction REG W C After Instruction REG	register 'f' SUBWF tion = 3 = 2 = ? on = 1 = 0 SUBWF tion = 2 = 1 ; re = 2 = ? on = 0 SUBWF tion = 2 = 1 ; re = 1 = 0 = ? on = 1 = 0 = 0 = 0 = 1 = 0 = 1 = 0 = 0 = 1 = 0 = 1 = 0 = 1 = 0 = 0 = 1 = 0 = 1 = 0 = 1 = 0 = 1 = 0 = 0 = 1 = 0 = 1 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0	Data REG, 1, 0 esult is positive REG, 0, 0	destination
Example 1: Before Instruct REG W C After Instruction REG W C Example 2: Before Instruction REG W C After Instruction REG W C S After Instruction REG W C S Before Instruction REG W C Z N Example 3: Before Instruction REG W C	register 'f' SUBWF tion = 3 = 2 = ? on = 1 = 2 = 1 ; re = 0 SUBWF tion = 2 = ? on = 2 = ? on = 1 = 0 SUBWF tion = 1 = 0 SUBWF tion = 1 = 0 ; re = 1 = 0 ; re = 1 = 0 SUBWF tion = 1 = 2 = ? on = 1 = 0 SUBWF tion = 2 = ? on = 1 ; re = 0 SUBWF tion = 1 ; re = 0 SUBWF tion = 1 ; re = 2 ; re = 1 ; re = 1 ; re = 2 ; re = 1 ; re = 1 ; re = 2 ; re = 1 ; re = 2 ; re = 1 ; re = 2 ; re = 1 ; re	Data REG, 1, 0	destination
Example 1: Before Instruct REG W C After Instruction REG W C Example 2: Before Instruct REG W C After Instruction REG W C Example 3: Before Instruct REG W	register 'f' SUBWF tion = 3 = 2 = ? on = 1 = 2 = 1 ; re = 0 SUBWF tion = 2 = 0 SUBWF tion = 1 = 0 SUBWF tion = 1 = 2 = ? on = 0 SUBWF tion = 2 = ? on = 2 = ? on = 0 SUBWF tion = 2 = ? on = 1 ; re = 0 SUBWF tion = 1 ; re = 0 SUBWF tion = 1 = ? on = 1 ; re = 0 SUBWF tion = 1 = ? on = 1 ; re = 0 SUBWF tion = 1 = ? on = 1 ; re = 0 SUBWF	Data REG, 1, 0 esult is positive REG, 0, 0	destination
Example 1: Before Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG W C C After Instruction REG W C C After Instruction REG W C C After Instruction REG W C C After Instruction REG W C C C After Instruction REG W C C C After Instruction REG W C C After Instruction REG W C C After Instruction REG W C C After Instruction REG W C C C After Instruction REG W C C C After Instruction REG W C C C C After Instruction REG W C C C After Instruction REG W C C C C C C C C C C C C C C C C C C	register 'f' SUBWF tion = 3 = 2 = ? n = 1 = 0 = 0 SUBWF tion = 2 = 1 ; re = 2 = ? n = 2 = ? n = 0 SUBWF tion = 1 = 2 = ? n = 0 = 0 ; re = 1 ; re = ? n = 2 = ? SUBWF tion = 2 = ? SUBWF tion = 1 = ? SUBWF tion = 2 = ? SUBWF tion = 1 = ? SUBWF	Data REG, 1, 0 esult is positive REG, 0, 0 esult is zero REG, 1, 0	destination
Example 1: Before Instruction REG W C After Instruction REG W C Example 2: Before Instruction REG W C After Instruction REG W C Example 3: Before Instruction REG W C After Instruction REG C After Instruction REG	register 'f' SUBWF tion = 3 = 2 = ? n = 1 = 0 = 0 SUBWF tion = 2 = 1 ; re = 2 = ? n = 2 = ? n = 0 SUBWF tion = 1 = 2 = ? n = 0 = 0 ; re = 1 ; re = ? n = 2 = ? SUBWF tion = 2 = ? SUBWF tion = 1 = ? SUBWF tion = 2 = ? SUBWF tion = 1 = ? SUBWF	Data REG, 1, 0 esult is positive REG, 0, 0 esult is zero REG, 1, 0	destination

SUBWFB	Subtract	W from f wit	h Borrow		
Syntax:	SUBWFB	f {,d {,a}}			
Operands:	$0 \leq f \leq 255$				
	d ∈ [0,1]				
- ·	a ∈ [0,1]	.			
Operation:	(f) – (W) – (
Status Affected:	N, OV, C, D				
Encoding:	0101	10da fff			
Description: Subtract W and the Carry flag (borrow) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read	Process	Write to		
European de de	register 'f'	Data	destination		
Example 1: Before Instruct	SUBWFB	REG, 1, 0			
REG	= 19h	(0001 100)1)		
W C	= 0Dh = 1	(0000 110)1)		
After Instructio	n				
REG W	= 0Ch = 0Dh	(0000 101 (0000 110	,		
С	= 1	(0000 110) _)		
Z	= 0 = 0	; result is po	sitive		
Example 2:	SUBWFB	REG, 0, 0			
Before Instruc	tion	-, -, -			
REG W	= 1Bh = 1Ah	(0001 101 (0001 101			
Č	= 0	(0001 101	_ 0)		
After Instructio		(0001 101			
REG W	= 1Bh = 00h	(0001 101)		
C Z	= 1 = 1	; result is ze			
Ň	= 0	, 165011 15 26	10		
Example 3:	SUBWFB	REG, 1, 0			
Before Instruct					
REG W	= 03h = 0Eh	(0000 001			
С	= 1		_,		
After Instructio REG	n = F5h	(1111 010)())		
		; [2's comp]			
W C	= 0Eh = 0	; [2's comp] (0000 110			
	-)1)		

SWAPF	Swap f				
Syntax:	SWAPF f	{,d {,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0,1]			
Operation:	· · ·	(f<3:0>) → dest<7:4>, (f<7:4>) → dest<3:0>			
Status Affected:	None				
Encoding:	0011	10da ffi	f ffff		
Description:	'f' are excha- is placed in re If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher Section 21	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
Example: Before Instruct REG	ction = 53h	REG, 1, 0			

REG = 53h After Instruction REG = 35h

TBL	RD	Table Rea	d			
Synta	ax:	TBLRD (*; *	*+; *-; + [*]	*)		
Oper	ands:	None				
Oper		None if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR – No Change if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) – 1 \rightarrow TBLPTR if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT				
Statu	s Affected:	None				
Enco	oding:	0000	0000	0000	0 10nn nn=0 * =1 *+ =2 *- =3 +*	
		This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: • no change • post-increment • post-decrement				
		 pre-increr 	ment			
Word	ls:	1				
Cycle	es:	2				
QC	ycle Activity	:				
	Q1	Q2		Q3	Q4	
	Decode	No		No	No	
	No operation	operation No operation (Read Prog Memory	tion gram d	operation No operation	operation No operation (Write TABLAT)	

TBLRD Table Read (Continued)

Example 1:	TBLRD	*+	;	
Before Instruction	n			
TABLAT TBLPTR MEMORY	(00A356h)	= = =	55h 00A356h 34h
After Instruction				
TABLAT TBLPTR			= =	34h 00A357h
Example 2:	TBLRD	+*	;	
Before Instruction	n			
TABLAT TBLPTR MEMORY MEMORY			= = =	AAh 01A357h 12h 34h
After Instruction				
TABLAT TBLPTR			= =	34h 01A358h

	Table Wr	ite				
Syntax:	TBLWT(*	'; *+; *-; +*)			
Operands:	None					
Operation:	if TBLWT (TABLAT) TBLPTR – if TBLWT (TABLAT)	→ Holding - No Chan *+, → Holding	ge g Register			
	(TBLPTR) + 1 \rightarrow TBLPTR if TBLWT *-, (TABLAT) \rightarrow Holding Register;					
	(TBLPTR)	$-1 \rightarrow TE$		3		
	(TBLPTR) (TABLAT)	+ 1 \rightarrow TE				
Status Affected:	None					
Encoding:	0000	0000	0000	11nn nn=0 *		
				=1 *+		
				=2 *-		
				=3 +*		
Description:	This instru					
	TBLPTR to					
	0	0		T is written		
	to. The ho program th					
	Memory (F		0			
				r additional		
	details on					
	The TBLPTR (a 21-bit pointer) points to					
	each hyte	each byte in the program memory.				
	TBLPTR h	nas a 2-ME	Byte addre	ess range.		
	TBLPTR h The LSb o byte of the	has a 2-ME of the TBL	Byte addre PTR selec	ess range. ts which		
	TBLPTR h The LSb o byte of the access.	has a 2-ME of the TBL	Byte addre PTR select memory l : Least S Byte of	ess range. ets which ocation to Significant f Program		
	TBLPTR h The LSb o byte of the access. TBLF	has a 2-ME of the TBLI e program	Byte addre PTR select memory l E Least S Byte of Memor S Most S Byte of	ess range. ts which ocation to Significant f Program y Word ignificant f Program		
	TBLPTR h The LSb o byte of the access. TBLF	nas a 2-ME of the TBLI oprogram PTR[0] = 0 PTR[0] = 1 T instruct	Byte addre PTR select memory l : Least S Byte of Memori : Most S Byte of Memori ion can m	ess range. ets which ocation to Significant f Program ry Word significant f Program ry Word		
	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T	has a 2-MB of the TBLI of program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as	Byte addre PTR select memory l : Least S Byte of Memori : Most S Byte of Memori ion can m	ess range. ets which ocation to Significant f Program ry Word significant f Program ry Word		
	TBLPTR h The LSb o byte of the access. TBLF TBLF	has a 2-MB of the TBLI of program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as nge	Byte addre PTR select memory l : Least S Byte of Memori : Most S Byte of Memori ion can m	ess range. ets which ocation to Significant f Program ry Word significant f Program ry Word		
	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc	has a 2-MB of the TBLI of program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as nge	Byte addre PTR select memory l : Least S Byte of Memori : Most S Byte of Memori ion can m	ess range. ets which ocation to Significant f Program ry Word significant f Program ry Word		
	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc	has a 2-ME of the TBLI of program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as loge crement crement	Byte addre PTR select memory l : Least S Byte of Memori : Most S Byte of Memori ion can m	ess range. ets which ocation to Significant f Program ry Word significant f Program ry Word		
Vords:	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr	has a 2-ME of the TBLI of program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as loge crement crement	Byte addre PTR select memory l : Least S Byte of Memori : Most S Byte of Memori ion can m	ess range. ets which ocation to Significant f Program ry Word significant f Program ry Word		
	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1	has a 2-ME of the TBLI of program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as loge crement crement	Byte addre PTR select memory l : Least S Byte of Memori : Most S Byte of Memori ion can m	ess range. ets which ocation to Significant f Program ry Word significant f Program ry Word		
cycles:	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr	has a 2-ME of the TBLI of program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as loge crement crement	Byte addre PTR select memory l : Least S Byte of Memori : Most S Byte of Memori ion can m	ess range. ets which ocation to Significant f Program ry Word significant f Program ry Word		
ycles:	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1	has a 2-ME of the TBLI of program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as loge crement crement	Byte addre PTR select memory l : Least S Byte of Memori : Most S Byte of Memori ion can m	ess range. ets which ocation to Significant f Program ry Word significant f Program ry Word		
Cycles:	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1	has a 2-ME of the TBLI of program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as loge crement crement	Byte addre PTR select memory l : Least S Byte of Memori : Most S Byte of Memori ion can m	ess range. ets which ocation to Significant f Program ry Word significant f Program ry Word		
Cycles:	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of TI • no char • post-inc • post-de • pre-incr 1 2	has a 2-ME of the TBLI of program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as age crement crement crement	Byte addre PTR select memory l : Least S Byte of Memori ion can m s follows:	ess range. ets which ocation to Significant Program y Word ignificant Program y Word odify the		
Cycles:	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1 2	as a 2-ME of the TBLI program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as age crement crement crement ement Q2 No	Ayte addre PTR select memory l : Least S Byte of Memori ion can m ion can m ion can m	ess range. ets which ocation to Significant Program y Word ignificant Program y Word odify the Q4 No		
Vords: Cycles: Ω Cycle Activity:	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1 2	as a 2-ME of the TBLI program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as age crement crement crement ement Q2 No	Ayte addre PTR select memory l : Least S Byte of Memori ion can m ion can m ion can m follows:	ess range. ets which ocation to Significant Program y Word ignificant Program y Word odify the Q4 No		
Cycles:	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1 2 Q1 Decode	as a 2-MB of the TBLI of the TBLI of the TBLI of the TBLI PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as age crement crement crement ement Q2 No operation No	Q3 Q3 Q3 Q3 No No No	ess range. ets which ocation to Significant f Program y Word odify the Q4 No operation No		
Cycles:	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1 2 Q1 Decode No	as a 2-MB of the TBLI of the TBLI of the TBLI of the TBLI PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as age crement crement crement ement Q2 No operation No	Q3 Q3 Q3 Q3 No No No	ess range. ets which ocation to Significant f Program y Word odify the Q4 No operation No		
Cycles:	TBLPTR h The LSb o byte of the access. TBLF TBLF The TBLW value of T • no char • post-inc • post-de • pre-incr 1 2 Q1 Decode No	has a 2-MB of the TBLI of the TBLI program PTR[0] = 0 PTR[0] = 1 T instruct BLPTR as hige crement crement crement Q2 No operation No operation	Q3 Q3 Q3 Q3 No No No	ess range. ess range. ts which ocation to Significant i Program y Word odify the Q4 Q4 No operation No operation		

TBLWT Table Write (Continued)

Example 1:	TBLWT	*+;	

/		
Before Instruction		
TABLAT	=	55h
TBLPTR	=	00A356h
HOLDING REGISTER	२	
(00A356h)	=	FFh
After Instructions (table wri	te comp	letion)
TABLAT	= .	55h
TBLPTR	_	00A357h
HOLDING REGISTER		00/100/11
(00A356h)	`=	55h
(00/(0001))	_	0011
Example 2: TBLWT +*;		
Before Instruction		
TABLAT	=	34h
TBLPTR	=	01389Ah
HOLDING REGISTER	२	
(01389Ah)	=	FFh
HOLDING REGISTER	२	
(01389Bh)	=	FFh
After Instruction (table write	e comple	etion)
TABLAT	=	34h
TBLPTR	_	01389Bh
HOLDING REGISTER		OTOODBIT
(01389Ah)	`=	FFh
HOLDING REGISTER		
(01389Bh)	` =	34h
(0100011)	_	0411

тѕт	FSZ	Test f, Ski	ip if 0		
Synta	ax:	TSTFSZ f {	,a}		
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Oper	ation:	skip if f = 0			
Statu	is Affected:	None			
Enco	oding:	0110	011a fff	f ffff	
Desc	ription:	0110011affffffffIf 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select the 			
Word	ls:	1			
Cycle	Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				
QC	ycle Activity:				
	Q1	Q2	Q3	Q4	
	Decode	Read	Process	No	
16 - 1-		register 'f'	Data	operation	
lf sk		02	02	01	
	Q1 No	Q2 No	Q3 No	Q4 No	
	operation	operation	operation	operation	
lf sk	ip and followe				
	Q1	Q2	Q3	Q4	
	No	No	No	No	
	operation	operation	operation	operation	
	No operation	No operation	No operation	No operation	
<u>Exan</u>	nple:	NZERO	FSTFSZ CNT : :	, 1	
	Before Instruc PC After Instructic	= Ad	dress (HERE))	
	If CNT PC If CNT PC If CNT PC	= 00 = Ad ≠ 00	dress (ZERO)		

XORLW	Exclusiv	Exclusive OR Literal with W				
Syntax:	XORLW	k				
Operands:	$0 \le k \le 25$	5				
Operation:	(W) .XOR	(W) .XOR. $k \rightarrow W$				
Status Affected:	N, Z	N, Z				
Encoding:	0000	0000 1010 kkkk kkkk				
Description:		The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.				
Words:	1	1				
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Proce Data		Vrite to W		
Example:	XORLW	0AFh				
Before Instruc	ction					
W After Instructi	= B5h on					

1Ah

=

W

XORWF	Exclusive	Exclusive OR W with f				
Syntax:	XORWF	f {,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$					
Operation:	(W) .XOR. ((f) \rightarrow dest				
Status Affected:	N, Z					
Encoding:	0001	0001 10da ffff ffff				
Description:	register 'f'. I in W. If 'd' is in the regist If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode when Section 21 Bit-Oriente	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 21.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example: Before Instruc REG W After Instructio REG	tion = AFh = B5h	REG, 1, 0				
W	= B5h					

21.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F45J10 family devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software stack pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 21-3. Detailed descriptions are provided in **Section 21.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 21-1 (page 242) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

21.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 21.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemo	onic,	c, Description		16-E	Bit Instru	uction W	/ord	Status
Opera	nds	Description	Cycles			LSb	Affected	
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None
		f _d (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	1zzz	ZZZZ	None
		z _d (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2, decrement FSR2	1	1110	1010	kkkk	kkkk	None
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None

TABLE 21-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

21.2.2 EXTENDED INSTRUCTION SET

	Add Literal to FSR				
	ADDFSR	ADDFSR f, k			
	$0 \le k \le 63$	$0 \le k \le 63$			
	f ∈ [0, 1, 2]				
	$FSR(f) + k \rightarrow FSR(f)$				
ed:	None				
	1110 1000 ffkk kkkk				kkk
	The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.				
	1				
	1				
tivity:					
1	Q2	Q3		C	24
ode	Read	Proce	SS	Wri	te to
	literal 'k'	Data	a	F	SR
	ted: tivity: 1 ode	$\begin{array}{c c} 0 \leq k \leq 63\\ f \in [\ 0,\ 1,\\ FSR(f) + k\\ \hline \\ ted: & \hline \\ 1110\\ \hline \\ The\ 6-bit\\ contents\ c\\ 1\\ 1\\ tivity: \\ \hline \\ 1\\ \hline \\ 2\\ 0de & \hline \\ Read \end{array}$	$\begin{array}{c c} 0 \leq k \leq 63 \\ f \in [\ 0,\ 1,\ 2\] \\ FSR(f) + k \rightarrow FSR(f) \\ \hline \\ ted: & \hline 1110 & 1000 \\ \hline \\ \hline 1110 & 1000 \\ \hline \\ The 6-bit literal 'k' is contents of the FSF \\ 1 \\ 1 \\ \hline \\ tivity: \\ \hline 1 & \hline Q2 & \hline Q3 \\ \hline \\ ode & \hline \\ Read & \hline \\ Proce \\ \end{array}$	$\begin{array}{c c} 0 \leq k \leq 63 \\ f \in [\ 0,\ 1,\ 2\] \\ FSR(f) + k \rightarrow FSR(f) \\ \hline \mbox{ted:} & \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$\begin{array}{c c} 0 \leq k \leq 63 \\ f \in [\ 0,\ 1,\ 2\] \\ FSR(f) + k \rightarrow FSR(f) \\ \hline \mbox{ted:} & \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$

Example:	ADDFSR	2,	23h	

Before Instru	ction	
FSR2	=	03FFh
After Instruct	ion	
FSR2	=	0422h

ADDULN $0 \le k \le 63$ FSR2 + k (TOS) \rightarrow None	$3 \rightarrow FSR2$,	
FSR2 + k (TOS) \rightarrow	$x \rightarrow FSR2$	3	
$({\rm TOS}) \rightarrow$,	
· · · ·	PC		
None			
1110	1000	11kk	kkkk
executed TOS. The instru execute; the secor This may case of th where f = only on F	by loadin uction take a NOP is p nd cycle. be though the ADDFSI 3 (binary	g the PC v es two cyc performed ht of as a R instruction	with the cles to during special on,
1			
2			
	contents executed TOS. The instru execute; the secor This may case of th where f = only on F 1	contents of FSR2. <i>J</i> executed by loadin TOS. The instruction take execute; a NOP is p the second cycle. This may be though case of the ADDFSI where f = 3 (binary only on FSR2.	The instruction takes two cycle execute; a NOP is performed the second cycle. This may be thought of as a case of the ADDFSR instruction where f = 3 (binary '11'); it op only on FSR2.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example:	AI	DDULNK 23h
Before Instru	ction	
FSR2	=	03FFh
PC	=	0100h
After Instructi	on	
FSR2	=	0422h
PC	=	(TOS)

Note:	All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in	
	symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).	

CALLW	Subroutir	ne Call Using	g WREG	MOVSF	Move Ind	exed to f	
Syntax:	CALLW			Syntax:	MOVSF [z	z _s], f _d	
Operands:	None		Operands:	$0 \le z_s \le 12^{-1}$			
Operation:	$(PC + 2) \rightarrow$,			$0 \le f_d \le 409$		
	$(W) \rightarrow PCL$ (PCLATH)			Operation:	((FSR2) + 2	$(z_s) \rightarrow f_d$	
	(PCLATU)			Status Affected:	None		
Status Affected:	None			Encoding: 1st word (source)	1110	1011 0z:	zz zzzz _s
Encoding:	0000	0000 000	01 0100	2nd word (destin.)		ffff ff:	-
Description	First, the re	eturn address (PC + 2) is	Description:	The conten	ts of the sourc	
	•	to the return sta				estination regi	ũ
		W are written				ess of the sou by adding the	-
	0	PCLATH and				the first word	
		PCH and PC			FSR2. The	address of the	e destination
		y. The second s a NOP instruc	•			specified by the econd word. Be	
		struction is fet				where in the 4	
		L, there is no c	•		space (000	,	
	•	STATUS or BS	R.			ⁱ instruction ca J, TOSH or TC	
Words:	1				destination	-	
Cycles:	2					ant source add	•
Q Cycle Activity:			<i></i>			addressing reo ned will be 00h	
Q1	Q2 Road	Q3 PUSH PC to	Q4 No	Words:	2		
Decode	Read WREG	stack	operation	Cycles:	2		
No	No	No	No	Q Cycle Activity:	_		
operation	operation	operation	operation	Q1	Q2	Q3	Q4
				Decode	Determine	Determine	Read
Example:	HERE	CALLW			source addr	source addr	source reg
Before Instru	ction			Decode	No	No	Write
PC PCLATI		S (HERE)			operation No dummy	operation	register 'f' (dest)
PCLAT	J = 00h				read		()
W After Instruct	= 06h ion						
PC	= 001006			Example:	MOVSF	[05h], REG2	2
TOS PCLATI		3 (HERE + 2)	Before Instru			
PCLATI W	J = 00h = 06h			FSR2	= 80	h	
	- 0011			Content of 85h	s = 33	h	
				REG2	= 11	h	
				After Instructi FSR2	ion = 80	h	
				Content	S		
				of 85h REG2	= 33 = 33		

MOVSS	Move Inc	lexed to	Indexed	l	
Syntax:	MOVSS	MOVSS [z _s], [z _d]			
Operands:	$0 \le z_s \le 12$	27			
	$0 \le z_d \le 12$	27			
Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z _d)	
Status Affected:	None				
Encoding:					
1st word (source)	1110	1011	lzzz	ZZZZS	
2nd word (dest.)	1111	XXXX	XZZZ	zzzzd	
Words:	The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets ' z_s ' or ' z_d ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the instruction will execute as a NOP.				
	2				
Cycles:	2				
Q Cycle Activity:				.	
Q1	Q2	Q	3	Q4	

_	Q1	Q2	Q3	Q4
	Decode	Determine	Determine	Read
		source addr	source addr	source reg
	Decode	Determine dest addr	Determine dest addr	Write to dest reg

Example:	MOVSS	[05h],	[06h]
Before Instruction FSR2 Contents	on =	80h	
of 85h Contents	=	33h	
of 86h	=	11h	
After Instruction	1		
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	33h	

PUSHL Store Literal at FSR2, Decrement FSR2 Syntax: PUSHL k Operands: $0 \le k \le 255$ Operation: $k \rightarrow (FSR2),$ $FSR2 - 1 \rightarrow FSR2$ Status Affected: None Encoding: 1010 1111 kkkk kkkk The 8-bit literal 'k' is written to the data Description: memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push values onto a software stack. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read 'k' Process Write to data destination Example: PUSHL 08h **Before Instruction** FSR2H:FSR2L Memory (01ECh) 01ECh = = 00h After Instruction FSR2H Bh

SUBFSR	Subtract	Subtract Literal from FSR							
Syntax:	SUBFSR 1	SUBFSR f, k							
Operands:	$0 \leq k \leq 63$								
	f ∈ [0, 1, 2	2]							
Operation:	FSR(f) – k	$FSR(f) - k \rightarrow FSRf$							
Status Affected:	None	None							
Encoding:	1110	1110 1001 ffkk kkkk							
Description:	The 6-bit literal 'k' is subtracted from the contents of the FSR specified by 'f'.								
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read Process Write to register 'f' Data destination								

Example:	SUBFSR	2,	23h
----------	--------	----	-----

Before Instruction

FSR2	=	03FFh
After Instruct	ion	
FSR2	=	03DCh

SUBULNK	Sub	otract Liter	al fron	n FSR2 a	and Return			
Syntax:	SUE	BULNK k						
Operands:	0 ≤	k ≤ 63						
Operation:	FSF	$FSR2 - k \rightarrow FSR2$						
	(TO	$(TOS) \rightarrow PC$						
Status Affected:	Non	e						
Encoding:	1:	110 10	001	11kk	kkkk			
Words: Cycles: Q Cycle Activit	contents of the FSR2. A RETURN is then executed by loading the PC with the TOS The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binar '11'); it operates only on FSR2. 1 2							
Q1		Q2		23	Q4			
Decode	9	Read register 'f'		ocess ata	Write to destination			
No		No		No	No			
	n	Operation	0	ration	Operation			

Example: SUBULNK 23h

Before Instru	ction	
FSR2	=	03FFh
PC	=	0100h
After Instructi	ion	
FSR2	=	03DCh
PC	=	(TOS)

© 2006 Microchip Technology Inc.

21.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling	the	PIC18	instruction	set
	extension	may	cause leg	gacy applicat	ions
	to behave	errat	ically or fa	il entirely.	

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (**Section 5.5.1 "Indexed Addressing with Literal Offset**"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (ia' = 0), or in a GPR bank designated by the BSR (ia' = 1). When the extended instruction set is enabled and ia' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the stack pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 21.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

21.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

Refer to the MPLAB[®] IDE, MPASM[™] or MPLAB C18 documentation for information on enabling Extended Instruction set support

21.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F45J10 family, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADD W to Indexed (Indexed Literal Offset mode)						
ADDWF	[k] {,d}					
$\begin{array}{l} 0 \leq k \leq 95 \\ d \in [0,1] \end{array}$						
(W) + ((FSF	R2) + k) –	→ dest				
N, OV, C, D	C, Z					
Encoding: 0010 01d0 kkkk kk						
The contents of W are added to the contents of the register indicated by FSR2, offset by the value 'k'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).						
1						
1						
Q2	Q3		Q4			
Read 'k'			Write to lestination			
ADDWF	[OFST] ,	0				
on						
= = =	17h 2Ch 0A00h 20h					
=	37h 20h					
	(Indexed ADDWF $0 \le k \le 95$ $d \in [0,1]$ (W) + ((FSF N, OV, C, D 0010 The content contents of FSR2, offse If 'd' is '0', tl is '1', the re register 'f' (0 1 1 Q2 Read 'k' ADDWF on = = =	(Indexed Literal CADDWF $[k]$ {,d} $0 \le k \le 95$ $d \in [0,1]$ $(W) + ((FSR2) + k) - N, OV, C, DC, Z$ 0010 010 $01d0$ The contents of W acontents of the regisFSR2, offset by the vIf 'd' is '0', the result is storegister 'f' (default).1Q2Q3Read 'k'ProceDataADDWF[OFST] ,on==17h=2Ch=0A00h=20h=37h	(Indexed Literal Offset in ADDWF [k] {,d} ADDWF [k] {,d} 0 ≤ k ≤ 95 d ∈ [0,1] (W) + ((FSR2) + k) → dest N, OV, C, DC, Z 0010 01d0 kkkk The contents of W are addeed contents of the register indice FSR2, offset by the value 'k' If 'd' is '0', the result is stored back register 'f' (default). 1 Q2 Q3 Read 'k' Process Data QDWF [OFST] , 0 0 m = 17h = 2Ch = 0A000h = 20h = 37h			

BSF Bit Set Indexed (Indexed Literal Offset mode)							ode)
Synta	ix:	BSF [k]	, b				
Opera	ands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$	-				
Opera	ation:	$1 \rightarrow ((FS))$	R2	2) + k) <b< td=""><td>></td><td></td><td></td></b<>	>		
Status Affected: None							
Enco	ding:	1000		bbb0	kkł	ck	kkkk
Desci	ription:	Bit 'b' of t offset by		0			by FSR2,
Word	s:	1					
Cycle	S:	1					
Q Cy	cle Activity:						
_	Q1	Q2		Q3			Q4
	Decode	Read register 'f	,	Process Data		-	Vrite to stination
<u>Exam</u>	iple:	BSF	[FLAG_O	FST]	, 7	
Before Instructio FLAG_OFS FSR2 Contents of 0A0Ah After Instruction		FST	=	0Ah 0A00h 55h	I		
,	Contents of 0A0Ah		=	D5h			

SET	F	Set Inde (Indexe	exed d Literal	Offse	et me	ode)
Synt	ax:	SETF [k]			
Oper	ands:	0 ≤ k ≤ 95	5			
Oper	ration:	$FFh \rightarrow (($	$FFh \rightarrow ((FSR2) + k)$			
Statu	is Affected:	None				
Enco	oding:	0110	1000	kkk	k	kkkk
Desc	cription:	The contents of the register indicated FSR2, offset by 'k', are set to FFh.				
Word	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Read 'k'		Process Data		Write egister
<u>Exar</u>	nple:	SETF	[OFST]			
	Before Instruct OFST FSR2 Contents of 0A2Ch After Instructio	= 2 = 0 = 0	2Ch)A00h)0h			
	Contents of 0A2Ch	= f	FFh			

21.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18F45J10 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default configuration bits for that device. The default setting for the XINST configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

22.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

22.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

22.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

22.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 family of microcontrollers and the dsPIC30, dsPIC33 and PIC24 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

22.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

22.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

22.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PICmicro MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

22.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

22.8 MPLAB ICE 4000 High-Performance In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for high-end PICmicro MCUs and dsPIC DSCs. Software control of the MPLAB ICE 4000 In-Circuit Emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, and up to 2 Mb of emulation memory.

The MPLAB ICE 4000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

22.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost-effective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

22.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

22.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PICmicro devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

22.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

22.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PICmicro MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

23.0 ELECTRICAL CHARACTERISTICS


Absolute Maximum Ratings^(†)


Ambient temperature under bias40	
-65	ö°C to +150°C
Voltage on any digital-only input MCLR I/O pin with respect to Vss	-0.3V to 6.0V
Voltage on any combined digital and analog pin with respect to Vss) (VDD + 0.3V)
Voltage on VDDCORE with respect to Vss	0.3V to 2.75V
Voltage on VDD with respect to Vss	-0.3V to 4.0V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into Vod pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	0 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	TBD
Maximum output current sunk by any PORTB and PORTC I/O pin	25 mA
Maximum output current sunk by any PORTA, PORTD, and PORTE I/O pin	4 mA
Maximum output current sourced by any PORTB and PORTC I/O pin	25 mA
Maximum output current sourced by any PORTA, PORTD, and PORTE I/O pin	4 mA
Maximum current sunk by all ports combined	200 mA
Maximum current sourced by all ports combined	200 mA

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $-\sum$ IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOL x IOL)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for

extended periods may affect device reliability.






For frequencies between 4 MHz and 40 MHz, FMAX = (102.85 MHz/V) * (VDDCORE - 2V) + 4 MHz

Frequency

FIGURE 23-2: PIC18F45J10 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)

4 MHz



40 MHz

23.1 DC Characteristics: Supply Voltage PIC18F24J10/25J10/44J10/45J10 (Industrial) PIC18LF24J10/25J10/44J10/45J10 (Industrial)

PIC18F4 (Indu	5J10 Fami l strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
D001	Vdd	Supply Voltage	VDDCORE		3.6	V	PIC18LF4XJ10, PIC18LF2XJ10
D001	Vdd	Supply Voltage	2.7 ⁽¹⁾		3.6	V	PIC18F4X/2XJ10
D001B	VDDCORE	External Supply for Microcontroller Core	2.0	_	2.7	V	Valid only in parts designated "LF". See Section 20.3 "On-Chip Voltage Regulator" for details.
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	_		V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-		TBD	V	See Section 4.3 "Power-on Reset (POR)" for details
D004	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05			V/ms	See Section 4.3 "Power-on Reset (POR)" for details

Legend: TBD = To Be Determined

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

23.2 DC Characteristics:

Power-Down and Supply Current PIC18F24J10/25J10/44J10/45J10 (Industrial) PIC18LF24J10/25J10/44J10/45J10 (Industrial)

	5J10 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +85^{\circ}C$ for industrial					
Param No.	Device	Тур	Max	Units	Conc	litions	
	Power-Down Current (IPD) ⁽¹⁾						
	All devices	19	104	μΑ	-40°C		
		25	104	μΑ	+25°C	VDD = 2.5V, (Sleep mode)	
		40	184	μΑ	+85°C	(Sieep mode)	
	All devices	20	203	μΑ	-40°C		
		25	203	μΑ	+25°C	VDD = 3.3V, (Sleep mode)	
		45	289	μΑ	+85°C		

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

23.2 DC Characteristics: Power-Down and Supply Current PIC18F24J10/25J10/44J10/45J10 (Industrial) PIC18LF24J10/25J10/44J10/45J10 (Industrial) (Continued)

	5J10 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Тур	Max	Units		Condit	ions		
	Supply Current (IDD) ⁽²⁾								
	All devices	3.8	7.7	mA	-40°C				
		3.7	7.5	mA	+25°C	VDD = 2.5V			
		3.7	7.5	mA	+85°C		Fosc = 31 kHz (RC_RUN mode, Internal oscillator source)		
	All devices	3.9	7.9	mA	-40°C				
		3.7	7.5	mA	+25°C	VDD = 3.3V			
		3.7	7.5	mA	+85°C				
	All devices	64	167	μΑ	-40°C				
		77	193	μΑ	+25°C	VDD = 2.5V			
		95	269	μA	+85°C		Fosc = 31 kHz (RC_IDLE mode,		
	All devices	65	266	μΑ	-40°C		Internal oscillator source)		
		79	294	μΑ	+25°C	VDD = 3.3V	,		
		98	360	μΑ	+85°C				

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

23.2 DC Characteristics:

Power-Down and Supply Current PIC18F24J10/25J10/44J10/45J10 (Industrial) PIC18LF24J10/25J10/44J10/45J10 (Industrial) (Continued)

	5J10 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Тур	Max	Units		Conditi	ons		
	Supply Current (IDD) ⁽²⁾								
	All devices	4.2	8.5	mA	-40°C				
		3.9	8.0	mA	+25°C	VDD = 2.5V			
		3.6	7.3	mA	+85°C		Fosc = 1 MHz (PRI_RUN mode,		
	All devices	4.3	8.6	mA	-40°C		EC oscillator)		
		4.0	8.1	mA	+25°C	VDD = 3.3V	,		
		3.7	7.6	mA	+85°C				
	All devices	4.6	9.3	mA	-40°C				
		4.3	8.7	mA	+25°C	VDD = 2.5V			
		4.0	8.1	mA	+85°C		Fosc = 4 MHz (PRI RUN mode,		
	All devices	4.7	9.4	mA	-40°C		EC oscillator)		
		4.4	8.8	mA	+25°C	VDD = 3.3V	,		
		4.1	8.2	mA	+85°C				
	All devices	11.0	22.0	mA	-40°C				
		10.5	21.0	mA	+25°C	VDD = 2.5V			
		10.0	20.0	mA	+85°C		Fosc = 40 MHz (PRI RUN mode,		
	All devices	12.0	24.0	mA	-40°C		EC oscillator)		
		11.5	23.0	mA	+25°C	VDD = 3.3V	,		
		11.0	22.0	mA	+85°C]			

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

23.2 DC Characteristics: Power-Down and Supply Current PIC18F24J10/25J10/44J10/45J10 (Industrial) PIC18LF24J10/25J10/44J10/45J10 (Industrial) (Continued)

PIC18F4 (Indu	5J10 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Device	Тур	Max	Units		Conditions				
	Supply Current (IDD) ⁽²⁾									
	All devices	6.2	14	mA	-40°C		Fosc = 4 MHz.			
		5.7	13	mA	+25°C	VDD = 2.5V	16 MHz internal			
		5.7	13	mA	+85°C		(PRI_RUN HS+PLL)			
	All devices	6.6	15	mA	-40°C		Fosc = 4 MHz 16 MHz internal			
		6.1	14	mA	+25°C	VDD = 3.3V				
		6.1	14	mA	+85°C		(PRI_RUN HS+PLL)			
	All devices	11.0	22	mA	-40°C		Fosc = 10 MHz			
		10.5	21	mA	+25°C	VDD = 2.5V	40 MHz internal			
		10.0	20	mA	+85°C		(PRI_RUN HS+PLL)			
	All devices	12.0	24	mA	-40°C		Fosc = 10 MHz			
		11.5	23	mA	+25°C	VDD = 3.3V	40 MHz internal			
		11.0	22	mA	+85°C		(PRI_RUN HS+PLL)			

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

23.2 DC Characteristics:

Power-Down and Supply Current PIC18F24J10/25J10/44J10/45J10 (Industrial) PIC18LF24J10/25J10/44J10/45J10 (Industrial) (Continued)

	5J10 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Тур	Max	Units		Conditi	ons		
	Supply Current (IDD) ⁽²⁾								
	All devices	150	337	μΑ	-40°C				
		160	355	μA	+25°C	VDD = 2.5V			
		220	512	μA	+85°C		Fosc = 1 MHz (PRI IDLE mode,		
	All devices	190	518	μA	-40°C		EC oscillator)		
		200	528	μA	+25°C	VDD = 3.3V	,		
		250	647	μA	+85°C				
	All devices	350	737	μΑ	-40°C				
		375	787	μA	+25°C	VDD = 2.5V	_		
		420	917	μA	+85°C		Fosc = 4 MHz (PRI IDLE mode,		
	All devices	410	954	μA	-40°C		EC oscillator)		
		0.450	1.03	mA	+25°C	VDD = 3.3V	,		
		0.475	1.13	mA	+85°C				
	All devices	5.0	10.1	mA	-40°C				
		5.2	10.6	mA	+25°C	VDD = 2.5V			
		5.5	11.1	mA	+85°C		Fosc = 40 MHz (PRI IDLE mode,		
	All devices	5.5	11.1	mA	-40°C		EC oscillator)		
		6.0	12.1	mA	+25°C	VDD = 3.3V	,		
		6.5	13.1	mA	+85°C				

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

23.2 DC Characteristics: Power-Down and Supply Current PIC18F24J10/25J10/44J10/45J10 (Industrial) PIC18LF24J10/25J10/44J10/45J10 (Industrial) (Continued)

	5J10 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Тур	Max	Units		Conditi	ons		
	Supply Current (IDD) ⁽²⁾								
	All devices	4.1	8.3	mA	-40°C				
		3.8	7.7	mA	+25°C	VDD = 2.5V			
		3.8	7.7	mA	+85°C		Fosc = 32 kHz (SEC_RUN mode, Timer1 as clock)		
	All devices	4.1	8.3	mA	-40°C				
		3.8	7.7	mA	+25°C	VDD = 3.3V			
		3.8	7.7	mA	+85°C				
	All devices	66	169	μΑ	-40°C				
		79	195	μΑ	+25°C	VDD = 2.5V	=		
		97	271	μA	+85°C		Fosc = 32 kHz (SEC_IDLE mode,		
	All devices	67	268	μΑ	-40°C		Timer1 as clock)		
		81	296	μΑ	+25°C	VDD = 3.3V	,		
		100	362	μΑ	+85°C				

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

23.2 DC Characteristics:

Power-Down and Supply Current PIC18F24J10/25J10/44J10/45J10 (Industrial) PIC18LF24J10/25J10/44J10/45J10 (Industrial) (Continued)

PIC18F45 (Indus	5 J10 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Max	Units		Conditions					
	Module Differential Currents (Alwdt, A	Iosce,	Alad)							
D022	Watchdog Timer	3.2	6.5	μA	-40°C						
(∆Iwdt)		3.2	6.5	μA	+25°C	VDD = 2.5V					
		5.1	10.3	μA	+85°C						
		3.5	7.1	μA	-40°C						
		3.5	7.1	μA	+25°C	VDD = 3.3V					
		5.5	11.2	μA	+85°C						
D025	Timer1 Oscillator	8.4	17	μA	-40°C						
(Δ IOSCB)		11.5	24	μA	+25°C	VDD = 2.5V	32 kHz on Timer1 ⁽³⁾				
		13.2	30	μA	+85°C						
		9.6	20	μA	-40°C						
		12.4	25	μA	+25°C	VDD = 3.3V	32 kHz on Timer1 ⁽³⁾				
		14.1	29	μA	+85°C						
D026	A/D Converter	1.0	5	μΑ	-40°C to +85°C	VDD = 2.5V	A/D on, not converting				
(ΔIAD)		1.2	5	μA	-40°C to +85°C	VDD = 3.3V	AD OIL, HOLCONVERING				

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

DC CHA	ARACTE	RISTICS				Inless otherwise stated) ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	VIL	Input Low Voltage				
		All I/O ports:				
D030		with TTL buffer	Vss	0.15 Vdd	V	Vdd < 3.3V
D030A			—	0.8	V	$3.3V \leq V\text{DD} \leq 3.6V$
D031		with Schmitt Trigger buffer	Vss	0.2 Vdd	V	
D032		MCLR	Vss	0.2 Vdd	V	
D033		OSC1	Vss	0.3 Vdd	V	HS, HSPLL modes
D033A		OSC1	Vss	0.2 Vdd	V	EC, ECPLL modes ⁽¹⁾
D034		T1CKI	Vss	0.3	V	
	Viн	Input High Voltage				
		I/O ports with analog functions:				
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	Vdd < 3.3V
D040A			2.0	Vdd	V	$3.3V \leq \text{VDD} \leq 3.6\text{V}$
D041		with Schmitt Trigger buffer	0.8 Vdd	Vdd	V	
		Digital-only I/O ports:				
Dxxx		with TTL buffer	0.25 VDD + 0.8V	5.5	V	Vdd < 3.3V
DxxxA			2.0	5.5	V	$3.3V \leq V\text{DD} \leq 3.6V$
Dxxx		with Schmitt Trigger buffer	0.8 Vdd	5.5	V	
D042		MCLR	0.8 Vdd	Vdd	V	
D043		OSC1	0.7 Vdd	Vdd	V	HS, HSPLL modes
D043A		OSC1	0.8 Vdd	Vdd	V	EC, ECPLL modes
D044		T1CKI	1.6	Vdd	V	
	lı∟	Input Leakage Current ^(2,3)				
D060		I/O ports	—	±1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance} \end{split}$
D061		MCLR	_	±1	μA	$Vss \leq VPIN \leq VDD$
D063		OSC1		±5	μA	$Vss \leq VPIN \leq VDD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB weak pull-up current	30	240	μA	VDD = 3.3V, VPIN = VSS

23.3 DC Characteristics: PIC18F45J10 FAMILY (Industrial)

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

23.3 DC Characteristics: PIC18F45J10 FAMILY (Industrial) (Continued)

DC CHA	ARACTEI	RISTICS				Inless otherwise stated) ≤ +85°C for industrial
Param No.	Sympol Characteristic		Min	Мах	Units	Conditions
	Vol	Output Low Voltage				
D080		I/O ports (PORTB, PORTC)	—	0.4	V	IOL = 3.4 mA, VDD 3.3V -40°C to +85°C
		I/O ports (PORTA, PORTD, PORTE)	—	0.4	V	IOL = 3.4 mA, VDD 3.3V -40°C to +85°C
D083		OSC2/CLKO (EC mode)	—	0.4	V	Io∟ = 1.6 mA, VDD 3.3V -40°C to +85°C
	Voh	Output High Voltage ⁽³⁾				
D090		I/O ports (PORTB, PORTC)	2.4	—	V	IOн = -2 mA, VDD 3.3V -40°C to +85°C
		I/O ports (PORTA, PORTD, PORTE)	2.4	—	V	IOH = -2 mA, VDD 3.3V -40°C to +85°C
D092		OSC2/CLKO (EC mode)	2.4	—	V	IOH = 1.0 mA, VDD 3.3V -40°C to +85°C
		Capacitive Loading Specs on Output Pins				
D100 ⁽⁴⁾	Cosc2	OSC2 pin	_	15	pF	In HS mode when external clock is used to drive OSC1
D101	Сю	All I/O pins	—	50	pF	To meet the AC Timing Specifications
D102	Св	SCLx, SDAx	—	400	pF	I ² C [™] Specification

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Sym	Characteristic	Min Typ†		Max	Units	Conditions			
		Program Flash Memory								
D130	Eр	Cell Endurance	100	1K	—	E/W	-40°C to +85°C			
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage			
D132B	Vpew	VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage			
D133A	TIW	Self-Timed Write Cycle Time	_	2.8	_	ms				
D134	Tretd	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated			
D135	Iddp	Supply Current during Programming	_	10	_	mA				

TABLE 23-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 23-2: COMPARATOR SPECIFICATIONS

Operating	Condition	s: 3.0V < VDD < 3.6V, -40°C < TA <	+85°C (un	less othei	wise stated)	
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments
D300	VIOFF	Input Offset Voltage	—	±5.0	±10	mV	
D301	VICM	Input Common Mode Voltage*	0	—	Vdd - 1.5	V	
D302	CMRR	Common Mode Rejection Ratio*	55	—	—	dB	
300	TRESP	Response Time ^{(1)*}	—	150	400	ns	
301	TMC20V	Comparator Mode Change to Output Valid*	—		10	μs	

These parameters are characterized but not tested. *

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 23-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating	Dperating Conditions: $3.0V < VDD < 3.6V$, $-40^{\circ}C < TA < +85^{\circ}C$ (unless otherwise stated)									
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments			
D310	VRES	Resolution	VDD/24	_	VDD/32	LSb				
D311	VRAA	Absolute Accuracy	—	_	1/2	LSb				
D312	VRur	Unit Resistor Value (R)	—	2k	—	Ω				
310	TSET	Settling Time ⁽¹⁾		_	10	μS				

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

TABLE 23-4: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatin	Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)										
Param No.	Sym Characteristics Min Typ Max Units Comments										
	Vrgout	Regulator Output Voltage	—	2.5		V					
	Cefc	External Filter Capacitor Value	4.7	10		μF	Capacitor must be low ESR				

These parameters are characterized but not tested. Parameter numbers not yet assigned for these specifications.

23.4 AC (Timing) Characteristics

23.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

		3. TCC:ST	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C s	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		


23.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 23-5 apply to all timing specifications unless otherwise noted. Figure 23-3 specifies the load conditions for the timing specifications.

TABLE 23-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)	
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial Operating voltage VDD range as described in DC spec Section 23.1 and Section 23.3.	

FIGURE 23-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



23.4.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 23-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	40	MHz	EC Oscillator mode
		Oscillator Frequency ⁽¹⁾	4	25	MHz	HS Oscillator mode
1	Tosc	External CLKI Period ⁽¹⁾	25		ns	EC Oscillator mode
		Oscillator Period ⁽¹⁾	25	250	ns	HS Oscillator mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	100	_	ns	Tcy = 4/Fosc, Industrial
3	TosL, TosH	External Clock in (OSC1) High or Low Time	10	_	ns	EC Oscillator mode
4	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_	7.5	ns	EC Oscillator mode

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period for all configurations. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz	
F11	Fsys	On-Chip VCO System Frequency	20	_	40	MHz	
F12	TRC	PLL Start-up Time (lock time)		_	2 ms		
F13	∆CLK	CLKO Stability (Jitter)	-2		+2	%	


TABLE 23-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.5V TO 3.6V)

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 23-8:AC CHARACTERISTICS: INTERNAL RC ACCURACYPIC18F24J10/25J10/44J10/45J10 (INDUSTRIAL)

Param No.	Characteristic		Тур	Max	Units	Conditions
	INTRC Accuracy @ Freq = 31 kHz ⁽¹⁾	21.7		40.3	kHz	

Note 1: Change of INTRC frequency as VDD core changes.



Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
10	TosH2cĸL	OSC1 ↑ to CLKO \downarrow	_	75	200	ns	
11	TosH2ckH	OSC1 ↑ to CLKO ↑	—	75	200	ns	
12	ΤcĸR	CLKO Rise Time	—	15	30	ns	
13	ТскF	CLKO Fall Time	—	15	30	ns	
14	TckL2IoV	CLKO \downarrow to Port Out Valid	—	_	0.5 Tcy + 20	ns	
15	ТюV2скН	Port In Valid before CLKO ↑	0.25 Tcy + 25	_	—	ns	
16	TckH2iol	Port In Hold after CLKO ↑	0	_	—	ns	
17	TosH2IoV	OSC1 ↑ (Q1 cycle) to Port Out Valid	—	50	150	ns	
18	TosH2ıol	OSC1 ↑ (Q2 cycle) to Port Input Invalid	100	_	—	ns	
18A		(I/O in hold time)	200	_	—	ns	
19	TioV2osH	Port Input Valid to OSC1 ↑ (I/O in setup time)	0	_	—	ns	
20	TIOR	Port Output Rise Time	—	TBD	6	ns	
21	TIOF	Port Output Fall Time		TBD	5	ns	
22†	TINP	INT pin High or Low Time	Тсү		_	ns	
23†	Trbp	RB7:RB4 Change INT High or Low Time	е Тсү	_	—	ns	

Legend: TBD = To Be Determined

† These parameters are asynchronous events not related to any internal clock edges.




FIGURE 23-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 23-7: BROWN-OUT RESET TIMING





TABLE 23-10:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2			μS	
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	2.8	4.1	5.4	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	46.2	66	85.8	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μS	
38	TCSD	CPU Start-up Time	—	200	_	μS	





Param No.	Symbol		Characteristic	;	Min	Max	Units	Conditions
40	T⊤0H	T0CKI High F	ulse Width	No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10	—	ns	
41	T⊤0L	T0CKI Low P	ulse Width	No prescaler	0.5 TCY + 20	_	ns	
				With prescaler	10	_	ns	
42	T⊤0P	T0CKI Period		No prescaler	Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or (TcY + 40)/N	-	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	T1CKI High Synchronous, no		o prescaler	0.5 Tcy + 20	—	ns	
		Time	Synchronous, with prescaler		10	_	ns	
			Asynchronous		30		ns	
46	T⊤1L	T1CKI Low	Synchronous, n	o prescaler	0.5 TCY + 5	—	ns	
		Time	Synchronous, with prescaler		10	—	ns	
			Asynchronous		30	_	ns	
47	TT1P	T1CKI Input Period	Synchronous		Greater of: 20 ns or (TcY + 40)/N	-	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	ns	
	F⊤1	T1CKI Oscilla	tor Input Frequency Range		DC	50	kHz	
48	TCKE2TMRI	Delay from E	kternal T1CKI Cle ent	ock Edge to	2 Tosc	7 Tosc		

FIGURE 23-9: CAPTURE/COMPARE/PWM TIMINGS (INCLUDING ECCP MODULE)




TABLE 23-12: CAPTURE/COMPARE/PWM REQUIREMENTS (INCLUDING ECCP MODULE)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescaler	0.5 TCY + 20		ns	
		Time	With prescaler	10	_	ns	
51	ТссН	CCPx Input	No prescaler	0.5 TCY + 20	_	ns	
		High Time	With prescaler	10	_	ns	
52	TCCP	CCPx Input Perio	od	<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1, 4 or 16)
53	TCCR	CCPx Output Fal	ll Time	—	25	ns	
54	TccF	CCPx Output Fal	ll Time	—	25	ns	

TABLE 23-13: PARALLEL SLAVE PORT REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
62	TdtV2wrH	Data In Valid before $\overline{WR} \uparrow or \overline{CS} \uparrow (setup time)$	20		ns	
63	TwrH2dtl	\overline{WR} \uparrow or \overline{CS} \uparrow to Data–In Invalid (hold time)	20	_	ns	
64	TrdL2dtV	$\overline{RD} \downarrow and \ \overline{CS} \downarrow to \ Data-Out \ Valid$	_	80	ns	
65	TrdH2dtl	\overline{RD} \uparrow or \overline{CS} \downarrow to Data–Out Invalid	10	30	ns	
66	TibfINH	Inhibit of the IBF Flag bit being Cleared from $\overline{\rm WR}\uparrow {\rm or}\ \overline{\rm CS}\uparrow$	_	3 TCY		




TABLE 23-14: EXAMPLE SPI™ MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Ir	SCKx ↓ or SCKx ↑ Input		_	ns	
71	TscH	SCKx Input High Time	Continuous	1.25 TCY + 30		ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge		100	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		1.5 TCY + 40		ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge		100		ns	
75	TDOR	SDOx Data Output Rise Time			25	ns	
76	TDOF	SDOx Data Output Fall Time			25	ns	
78	TscR	SCKx Output Rise Time (Master mode)		—	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)			25	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after	—	50	ns		

Note 1: Requires the use of Parameter #73A.




FIGURE 23-11: EXAMPLE SPI[™] MASTER MODE TIMING (CKE = 1)

TABLE 23-15: EXAMPLE SPI™ MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteris	Characteristic		Max	Units	Conditions
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Inpu	ut to SCKx Edge	100	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to t of Byte 2	Clock Edge of Byte 1 to the 1st Clock Edge te 2			ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input	ld Time of SDIx Data Input to SCKx Edge		—	ns	
75	TDOR	SDOx Data Output Rise Time	t Rise Time		25	ns	
76	TDOF	SDOx Data Output Fall Time		—	25	ns	
78	TscR	SCKx Output Rise Time (Mas	ster mode)	—	25	ns	
79	TscF	SCKx Output Fall Time (Mast	Fall Time (Master mode)		25	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after	Data Output Valid after SCKx Edge		50	ns	
81	TDOV2SCH, TDOV2SCL	SDOx Data Output Setup to S	Dutput Setup to SCKx Edge		—	ns	

Note 1: Requires the use of Parameter #73A.




TABLE 23-16: EXAMPLE SPI™ MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	< ↓ or SCKx ↑ Input			ns	
71	TscH	SCKx Input High Time	Continuous	1.25 TCY + 30		ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 TCY + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge		100	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clo	1.5 Tcy + 40	_	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge		100	—	ns	
75	TDOR	SDOx Data Output Rise Time		—	25	ns	
76	TDOF	SDOx Data Output Fall Time		—	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	9	10	50	ns	
78	TscR	SCKx Output Rise Time (Master mode)			25	ns	
79	TscF	SCKx Output Fall Time (Master mode)		25	ns		
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		—	50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	—	ns		

Note 1: Requires the use of Parameter #73A.




FIGURE 23-13: EXAMPLE SPI[™] SLAVE MODE TIMING (CKE = 1)

TABLE 23-17: EXAMPLE SPI[™] SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow \text{to SCKx} \downarrow \text{or SCKx} \uparrow \text{Input}$	or SCKx ↑ Input			ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First	Clock Edge of Byte 2	1.5 Tcy + 40		ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge		100	_	ns	
75	TDOR	SDOx Data Output Rise Time		_	25	ns	
76	TDOF	SDOx Data Output Fall Time		_	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedance		10	50	ns	
78	TscR	SCKx Output Rise Time (Master mo	de)	_	25	ns	
79	TscF	SCKx Output Fall Time (Master mod	le)	_	25	ns	
80	TSCH2DOV, TSCL2DOV	SDOx Data Output Valid after SCKx Edge		_	50	ns	
82	TssL2doV	SDOx Data Output Valid after $\overline{SSx} \downarrow Edge$		_	50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge		1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter #73A.





TABLE 23-18: I²C[™] BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated	
		Setup Time	400 kHz mode	600	-		Start condition	
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first	
		Hold Time	400 kHz mode	600	-		clock pulse is generated	
92	TSU:STO	Stop Condition	100 kHz mode	4700	-	ns		
		Setup Time	400 kHz mode	600	_			
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns		
		Hold Time	400 kHz mode	600	_			

FIGURE 23-15: $I^2 C^{TM}$ BUS DATA TIMING



© 2006 Microchip Technology Inc.

Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μs	
			400 kHz mode	0.6		μS	
			MSSP Module	1.5 TCY			
101	TLOW	Clock Low Time	100 kHz mode	4.7		μs	
			400 kHz mode	1.3		μs	
			MSSP Module	1.5 TCY			
102	Tr	SDAx and SCLx Rise Time	100 kHz mode		1000	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDAx and SCLx Fall Time	100 kHz mode		300	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7		μS	Only relevant for Repeated
			400 kHz mode	0.6		μS	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	_	μs	After this period, the first clock
			400 kHz mode	0.6		μs	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0		ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250		ns	(Note 2)
			400 kHz mode	100		ns	
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7		μs	
			400 kHz mode	0.6		μs	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission can start
D102	Св	Bus Capacitive Loading			400	pF	

TABLE 23-19: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.





TABLE 23-20: MASTER SSP I²C[™] BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)			condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)			generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)			
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)			

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

FIGURE 23-17: MASTER SSP I²C[™] BUS DATA TIMING



Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
		1 MHz mode ⁽¹⁾		300	ns		
103	TF	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from
	Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
		1 MHz mode ⁽¹⁾	_	100	ns		
90	TSU:STA		100 kHz mode	2(Tosc)(BRG + 1)	_	ms	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	condition
91 THD:s	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	After this period, the first
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	ms	
			1 MHz mode ⁽¹⁾	TBD	—	ns	
107	TSU:DAT	Data Input	100 kHz mode	250	—	ns	(Note 2)
		Setup Time	400 kHz mode	100	—	ns	
			1 MHz mode ⁽¹⁾	TBD	—	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
109	ΤΑΑ	Output Valid	100 kHz mode	_	3500	ns	
		from Clock	400 kHz mode	_	1000	ns	
			1 MHz mode ⁽¹⁾	_	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	ms	Time the bus must be free
			400 kHz mode	1.3	—	ms	before a new transmission
			1 MHz mode ⁽¹⁾	TBD	—	ms	can start
D102	Св	Bus Capacitive Lo	bading	—	400	pF	

TABLE 23-21: MASTER SSP I²C[™] BUS DATA REQUIREMENTS

Legend: TBD = To Be Determined

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.




TABLE 23-22: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Max	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid	_	40	ns	
121	TCKRF	Clock Out Rise Time and Fall Time (Master mode)	—	20	ns	
122	Tdtrf	Data Out Rise Time and Fall Time	_	20	ns	

FIGURE 23-19: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 23-23: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	<u>SYNC RCV (MASTER and SLAVE)</u> Data Hold before CK \downarrow (DT hold time)	10		ns	
126	TCKL2DTL	Data Hold after CK \downarrow (DT hold time)	15		ns	

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution	—		10	bit	$\Delta \text{VREF} \geq 3.0 \text{V}$
A03	EIL	Integral Linearity Error	—	_	<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A04	Edl	Differential Linearity Error	—	_	<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A06	EOFF	Offset Error	—	_	<±3	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A07	Egn	Gain Error	_		<±3	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A10	—	Monotonicity	Gu	Guaranteed ⁽¹⁾			$VSS \le VAIN \le VREF$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	1.8 3	_		V V	$\begin{array}{l} VDD < 3.0V \\ VDD \geq 3.0V \end{array}$
A21	Vrefh	Reference Voltage High	Vss	_	Vrefh	V	
A22	Vrefl	Reference Voltage Low	Vss - 0.3V		Vdd - 3.0V	V	
A25	VAIN	Analog Input Voltage	VREFL		Vrefh	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—		2.2	kΩ	
A50	IREF	VREF Input Current ⁽²⁾		_	5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

TABLE 23-24: A/D CONVERTER CHARACTERISTICS: PIC18F24J10/25J10/44J10/45J10 (INDUSTRIAL)

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or VSS, whichever is selected as the VREFL source.

3: Maximum allowed impedance is 8.8 k Ω . This requires higher acquisition time than described in the A/D chapter.




FIGURE 23-20: A/D CONVERSION TIMING

TABLE 23-25:	A/D CONVERSION REQUIREMENTS
--------------	-----------------------------

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
130	Tad	A/D Clock Period	0.7	25.0 ⁽¹⁾	μS	Tosc based, VREF \geq 2.0V
			TBD	1	μS	A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) (Note 2)	11	12	Tad	
132	TACQ	Acquisition Time (Note 3)	1.4 TBD	_	μs μs	-40°C to +85°C 0°C ≤ to ≤ +85°C
135	Tswc	Switching Time from Convert \rightarrow Sample	_	(Note 4)		

Legend: TBD = To Be Determined

- **Note 1:** The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.
 - 2: ADRES registers may be read on the following TCY cycle.
 - **3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (*Rs*) on the input channels is 50Ω .
 - 4: On the following cycle of the device clock.

NOTES:

24.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

NOTES:

25.0 PACKAGING INFORMATION

25.1 Package Marking Information

28-Lead SPDIP



28-Lead SOIC



28-Lead SSOP



28-Lead QFN





Example



Example



Example



Legen	d: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

Package Marking Information (Continued)

40-Lead PDIP



44-Lead QFN



Example



Example



44-Lead TQFP




Example



Package Details 25.2

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil Body (PDIP)



		INCHES*		Μ	IILLIMETERS	LIMETERS	
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing §	eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter

§ Significant Characteristic


Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-095

Drawing No. C04-070

28-Lead Plastic Small Outline (SO) - Wide, 300 mil Body (SOIC)



Units			INCHES*		MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.050			1.27	
Overall Height	А	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	ф	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013

Drawing No. C04-052

28-Lead Plastic Shrink Small Outline (SS) – 209 mil Body, 5.30 mm (SSOP)



	Units		INCHES		М		
Dimension Lim	ts	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.026			0.65	
Overall Height	A	-	-	.079	-	-	2.0
Molded Package Thickness	A2	.065	.069	.073	1.65	1.75	1.85
Standoff	A1	.002	-	-	0.05	-	-
Overall Width	E	.295	.307	.323	7.49	7.80	8.20
Molded Package Width	E1	.009	.209	.220	5.00	5.30	5.60
Overall Length	D	.390	.402	.413	9.90	10.20	10.50
Foot Length	L	.022	.030	.037	0.55	0.75	0.95
Lead Thickness	с	.004	-	.010	0.09	-	0.25
Foot Angle	f	0°	4°	8°	0°	4°	8°
Lead Width	В	.009	-	.015	0.22	-	0.38


*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-150 Drawing No. C04-073

28-Lead Plastic Quad Flat No Lead Package (ML) 6x6 mm Body (QFN) – With 0.55 mm Contact Length (Saw Singulated)




	Units	Units INCHES			MILLIMETERS*			
Dimension Limi	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		28			28		
Pitch	e		.026 BSC			0.65 BSC		
Overall Height	Α	.031	.035	.039	0.80	0.90	1.00	
Standoff	A1	.000	.001	.002	0.00	0.02	0.05	
Contact Thickness	A3		.008 REF			0.20 REF		
Overall Width	E	.232	.236	.240	5.90	6.00	6.10	
Exposed Pad Width	E2	.140	.146	.152	3.55	3.70	3.85	
Overall Length	D	.232	.236	.240	5.90	6.00	6.10	
Exposed Pad Length	D2	.140	.146	.152	3.55	3.70	3.85	
Contact Width	b	.009	.011	.013	0.23	0.28	0.33	
Contact Length	L	.018	.022	.024	0.45	0.55	0.65	

*Controlling Parameter Notes: JEDEC equivalent: MO-220 Drawing No. C04-105

Revised 02-18-05

40-Lead Plastic Dual In-line (P) – 600 mil Body (PDIP)



	Units		INCHES*		N	1ILLIMETERS	;
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-011

Drawing No. C04-016

44-Lead Plastic Quad Flat No Lead Package (ML) 8x8 mm Body (QFN)




	Units		INCHES			MILLIMETERS*	
Dimension Lim	its	MIN	NOM	MAX	MIN	NOM	MAX
Number of Contacts	n		44			44	
Pitch	р		.026 BSC	1		0.65 BSC	I
Overall Height	A	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0	0.02	0.05
Base Thickness	(A3)		.010 REF	2		0.25 REF	2
Overall Width	E	.309	.315	.321	7.85	8.00	8.15
Exposed Pad Width	E2	.246	.268	.274	6.25	6.80	6.95
Overall Length	D	.309	.315	.321	7.85	8.00	8.15
Exposed Pad Length	D2	.246	.268	.274	6.25	6.80	6.95
Contact Width	В	.008	.013	.013	0.20	0.33	0.35
Contact Length	L	.014	.016	.019	0.35	0.40	0.48

*Controlling Parameter

Notes:

- 1. BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- See ASME Y14.5M
- 2. REF: Reference Dimension, usually without tolerance, for information purposes only. See ASME Y14.5M
- 3. Contact profiles may vary.

JEDEC equivalent: M0-220 Drawing No. C04-103 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units		INCHES		М	ILLIMETERS	*
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	А	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	¢	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-076

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2005)

Original data sheet for PIC18F45J10 family devices.

APPENDIX B: MIGRATION BETWEEN HIGH-END DEVICE FAMILIES

Devices in the PIC18F45J10 family and PIC18F4520 families are very similar in their functions and feature sets. However, there are some potentially important differences which should be considered when migrating an application across device families to achieve a new design goal. These are summarized in Table B-1. The areas of difference which could be a major impact on migration are discussed in greater detail later in this section.

TABLE B-1: NOTABLE DIFFERENCES BETWEEN PIC18F4520 AND PIC18FXXXX FAMILIES

Characteristic	PIC18FXXXX Family	PIC18F4520 Family
Operating Frequency	40 MHz @ 2.15V	40 MHz @ 4.2V
Supply Voltage	2.0V-3.6V	2.0V-5.5V
Operating Current	Low	Lower
Program Memory Endurance	1,000 write/erase cycles (typical)	100,000 write/erase cycles (typical)
I/O Sink/Source at 25 mA	PORTB and PORTC only	All ports
Input Voltage Tolerance on I/O pins	5.5V on digital only pins	VDD on all I/O pins
I/O	32	36
Pull-ups	PORTB	PORTB
Oscillator Options	Limited options (EC, HS, fixed 32 kHz INTRC)	More options (EC, HS, XT, LP, RC, PLL, flexible INTRC)
Program Memory Retention	10 years (minimum)	40 years (minimum)
Programming Time (Normalized)	156 μs/byte (10 ms/64-byte block)	15.6 µs/byte (1 ms/64-byte block)
Programming Entry	Low Voltage, Key Sequence	VPP and LVP
Code Protection	Single block, all or nothing	Multiple code protection blocks
Configuration Words	Stored in last 4 words of Program Memory space	Stored in Configuration Space, starting at 300000h
Start-up Time from Sleep	200 μs (typical)	10 μs (typical)
Power-up Timer	Always on	Configurable
Data EEPROM	Not available	Available
BOR	Simple BOR ⁽¹⁾	Programmable BOR
LVD	Not available	Available
A/D Calibration	Required	Not required
In-Circuit Emulation	Not available	Available
TMR3	Not available	Available
Second MSSP	Available ⁽²⁾	Not available

Note 1: BOR is not available on PIC18LFXXJ10 devices.

2: Available on 40/44-pin devices only.

B.1 Power Requirement Differences

The most significant difference between the PIC18F45J10 family and PIC18F4520 device families is the power requirements. PIC18F45J10 family devices are designed on a smaller process; this results in lower maximum voltage and higher leakage current.

The operating voltage range for PIC18F45J10 family devices is 2.0V to 3.6V. One of the VDD pins is separated for the core logic supply (VDDCORE). This pin has specific voltage and capacitor requirements as described in **Section 23.0 "Electrical Characteristics"**.

The current specifications for PIC18F45J10 family devices are yet to be determined.

B.2 Pin Differences

There are several differences in the pinouts between the PIC18F45J10 family and the PIC18F4520 families:

- Input voltage tolerance
- Output current capabilities
- Available I/O

Pins on the PIC18F45J10 family that have digital only input capability will tolerate voltages up to 5.5V and are thus tolerant to voltages above VDD. Table 9-1 in **Section 9.0 "I/O Ports"** contains the complete list.

In addition to input differences, there are output differences as well. Not all I/O pins can source or sink equal levels of current. Only PORTB and PORTC support the 25 mA source/sink capability that is supported by all output pins on the PIC18F4520. Table 9-2 in **Section 9.0 "I/O Ports"** contains the complete list of output capabilities.

There are additional differences in how some pin functions are implemented on PIC18F45J10 family devices. First, the OSC1/OSC2 oscillator pins are strictly dedicated to the external oscillator function; there is no option to re-allocate these pins to I/O (RA6 or RA7) as on PIC18F4520 devices. Second, the MCLR pin is dedicated only to MCLR and cannot be configured as an input (RE3). Finally, RA4 does not exist on PIC18F45J10 family devices.

All of these pin differences (including power pin differences) should be accounted for when making a conversion between PIC18F4520 and PIC18F45J10 family devices.

B.3 Oscillator Differences

PIC18F4520 family devices have a greater range of oscillator options than PIC18F45J10 family devices. The latter family is limited primarily to operating modes that support HS and EC oscillators.

In addition, the PIC18F45J10 family has an internal RC oscillator with only a fixed 32 kHz output. The higher frequency RC modes of the PIC18F4520 family are not available.

B.4 Peripherals

The PIC18F45J10 family is able to operate at 40 MHz down to 2.15 volts unlike the PIC18F4520 family where 40 MHz operation is limited to 4.2 +V applications.

Peripherals must also be considered when making a conversion between the PIC18F45J10 family and the PIC18F4520 families:

- Data EEPROM: PIC18F45J10 family devices do not have this module.
- **BOR:** PIC18F45J10 family devices do not have a programmable BOR. Simple brown-out capability is provided through the use of the internal voltage regulator (not available in PIC18LFXXJ10 devices).
- LVD: PIC18F45J10 family devices do not have this module.
- Timer3 (TMR3) has been removed from the PIC18F45J10 family.
- The T0CKI/C1OUT pins have been moved from RA4 to RB5.
- The 40/44-pin devices in the PIC18F45J10 family have a second MSSP module available on pins RD0:RD3

Α

A/D	209
A/D Converter Interrupt, Configuring	
Acquisition Requirements	
ADCAL Bit	216
ADCON0 Register	209
ADCON1 Register	
ADCON2 Register	
ADRESH Register209,	
ADRESL Register	
Analog Port Pins, Configuring	
Associated Registers	
Calculating the Minimum Required Acquisition Time	
Calibration	
Configuring the Module	
Conversion Clock (TAD)	215
Conversion Status (GO/DONE Bit)	
Conversions	
Converter Characteristics	
Operation in Power-Managed Modes	
Selecting and Configuring Acquisition Time	
Special Event Trigger (CCP)	
Special Event Trigger (ECCP)	
Use of the CCP2 Trigger	
Absolute Maximum Ratings	
AC (Timing) Characteristics	
Load Conditions for Device Timing Specifications	
Parameter Symbology	309
Temperature and Voltage Specifications	310
Timing Conditions	310
Access Bank	05
Mapping with Indexed Literal Offset Mode	
ACKSTAT Status Flag	
GO/DONE Bit	
ADCON1 Register ADCON2 Register	
ADDESR	
ADDI SK	
ADDULNK	
ADDUCINK	
ADDWFC	
ADRESH Register	
ADRESL Register	
Analog-to-Digital Converter. See A/D.	212
ANDLW	248
ANDWF	-
Assembler	2.10
MPASM Assembler	292
Auto-Wake-up on Sync Break Character	
В	
Bank Select Register (BSR)	53
Baud Rate Generator	
BC	
BCF	
BF	176
BF Status Flag	
Block Diagrams	
A/D	212
Analog Input Model	
Baud Rate Generator	
Capture Mode Operation	

Comparator Analog Input Model	223
Comparator I/O Operating Modes	
Comparator Output	
Comparator Voltage Reference	
Comparator Voltage Reference Output Buffer	
Example	227
Compare Mode Operation	
Device Clock	
Enhanced PWM	
EUSART Receive	
EUSART Transmit	
External Power-on Reset Circuit (Slow VDD	
Power-up)	39
Fail-Safe Clock Monitor	
Generic I/O Port Operation	
Interrupt Logic	
MSSP (I ² C Master Mode)	
MSSP (1 C Mastel Mode)	155
MSSP (TC Mode)	145
On-Chip Reset Circuit	
PIC18F24J10/25J10	
PIC18F44J10/45J10	
PLL	
PORTD and PORTE (Parallel Slave Port)	
PWM Operation (Simplified)	
Reads from Flash Program Memory	
Single Comparator	
Table Read Operation	
Table Write Operation	68
Table Writes to Flash Program Memory	
Timer0 in 16-Bit Mode	
Timer0 in 8-Bit Mode	112
Timer1	116
Timer1 (16-Bit Read/Write Mode)	116
Timer2	122
Watchdog Timer	235
BN	
BNC	251
BNN	251
BNOV	252
BNZ	252
BOR. See Brown-out Reset.	
BOV	255
BRA	
Break Character (12-Bit) Transmit and Receive	
BRG. See Baud Rate Generator.	202
Brown-out Reset (BOR)	30
and On-Chip Voltage Regulator	236
Disabling in Sleep Mode	
BSF	
BSFBTFSC	
BTFSC	-
BTG	200
P 7	
BZ	

С

C Compilers	
MPLAB C18	292
MPLAB C30	292
Calibration (A/D Converter)	216
CALL	256
CALLW	285
Capture (CCP Module)	125
Associated Registers	127
CCP Pin Configuration	125
CCPRxH:CCPRxL Registers	125

Prescaler 125
Software Interrupt125
Capture (ECCP Module)
Capture/Compare/PWM (CCP)123
Capture Mode. See Capture.
CCP Modules and Timer Resources
CCPRxH Register 124
CCPRxL Register 124
Compare Mode. See Compare.
Interactions Between ECCP1/CCP1 and CCP2 for
Timer Resources124
Module Configuration 124
Clock Sources
Default System Clock on Reset
Selection Using OSCCON Register
CLRF
CLRWDT
Code Examples
16 x 16 Signed Multiply Routine
16 x 16 Unsigned Multiply Routine
8 x 8 Signed Multiply Routine
8 x 8 Unsigned Multiply Routine77
Changing Between Capture Prescalers
Computed GOTO Using an Offset Value
Erasing a Flash Program Memory Row
Fast Register Stack
How to Clear RAM (Bank 1) Using Indirect
Addressing61 Implementing a Real-Time Clock Using a
Timer1 Interrupt Service
Initializing PORTA
Initializing FORTB
Initializing PORTC 100
Initializing PORTC
Initializing PORTD103
Initializing PORTD103 Initializing PORTE106
Initializing PORTD
Initializing PORTD 103 Initializing PORTE 106 Loading the SSP1BUF (SSP1SR) Register 148 Reading a Flash Program Memory Word 71 Saving STATUS, WREG and BSR Registers in RAM 91 Writing to Flash Program Memory Writing to Flash Program Memory 74 Code Protection 229 COMF 258
Initializing PORTD 103 Initializing PORTE 106 Loading the SSP1BUF (SSP1SR) Register 148 Reading a Flash Program Memory Word 71 Saving STATUS, WREG and BSR Registers in RAM 91 74 Virting to Flash Program Memory 74 Code Protection 229 COMF 258 Comparator 219
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223
Initializing PORTD 103 Initializing PORTE 106 Loading the SSP1BUF (SSP1SR) Register 148 Reading a Flash Program Memory Word 71 Saving STATUS, WREG and BSR Registers in RAM 91 74 Virting to Flash Program Memory 74 Code Protection 229 COMF 258 Comparator 219
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Interrupts222
Initializing PORTD 103 Initializing PORTE 106 Loading the SSP1BUF (SSP1SR) Register 148 Reading a Flash Program Memory Word 71 Saving STATUS, WREG and BSR Registers in RAM 91 Writing to Flash Program Memory Writing to Flash Program Memory 74 Code Protection 229 COMF 258 Comparator 219 Analog Input Connection Considerations 223 Associated Registers 223 Configuration 220 Effects of a Reset 222
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Interrupts222Operation221
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Interrupts222Operation221Operation During Sleep222
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Interrupts222Operation221Operation During Sleep222Outputs221
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Interrupts222Operation221Operation During Sleep222Outputs221External Signal221
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Interrupts222Operation221Operation During Sleep222Outputs221Reference221Internal Signal221Response Time221
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Interrupts222Operation221Operation During Sleep222Outputs221External Signal221
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Interrupts222Operation221Operation During Sleep222Outputs221Reference221Internal Signal221Response Time221Comparator Specifications308Comparator Voltage Reference225
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Operation221Operation During Sleep222Outputs221Reference221Internal Signal221Response Time221Comparator Voltage Reference225Accuracy and Error226
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Operation During Sleep222Outputs221Reference221Internal Signal221Comparator Specifications308Comparator Voltage Reference225Accuracy and Error226Associated Registers221
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Operation During Sleep222Outputs221Reference221Internal Signal221Comparator Voltage Reference225Accuracy and Error226Associated Registers222Comparator During Sleep222Outputs221Response Time221Comparator Voltage Reference225Accuracy and Error226Associated Registers227Configuring225
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Operation During Sleep222Outputs221Reference221Internal Signal221Comparator Voltage Reference221Comparator Voltage Reference225Accuracy and Error226Associated Registers225Connection Considerations226
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Operation During Sleep222Outputs221Reference221Internal Signal221Internal Signal221Comparator Voltage Reference225Accuracy and Error226Effects of a Reset225Configuring225Connection Considerations226Effects of a Reset227Configuring225Connection Considerations226Effects of a Reset227
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Operation During Sleep222Outputs221Reference221Internal Signal221Comparator Voltage Reference221Comparator Voltage Reference225Accuracy and Error226Effects of a Reset225Connection Considerations226Effects of a Reset227Configuring225Conparator Voltage Reference225Accuracy and Error226Effects of a Reset226Operation Considerations226Effects of a Reset226Operation During Sleep226
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Operation During Sleep222Outputs221Reference221Internal Signal221Comparator Voltage Reference221Comparator Voltage Reference225Accuracy and Error226Associated Registers225Configuring225Configuring225Connection Considerations226Affects of a Reset226Comparator Voltage Reference225Accuracy and Error226Associated Registers227Configuring225Connection Considerations226Effects of a Reset226Compare (CCP Module)126
Initializing PORTD103Initializing PORTE106Loading the SSP1BUF (SSP1SR) Register148Reading a Flash Program Memory Word71Saving STATUS, WREG and BSR Registers in RAM 91Writing to Flash Program Memory74Code Protection229COMF258Comparator219Analog Input Connection Considerations223Associated Registers223Configuration220Effects of a Reset222Operation During Sleep222Outputs221Reference221Internal Signal221Comparator Voltage Reference221Comparator Voltage Reference225Accuracy and Error226Effects of a Reset225Connection Considerations226Effects of a Reset227Configuring225Conparator Voltage Reference225Accuracy and Error226Effects of a Reset226Operation Considerations226Effects of a Reset226Operation During Sleep226

Pin Configuration	126
Software Interrupt	126
Special Event Trigger 1	26, 218
Timer1 Mode Selection	126
Compare (ECCP Module)	132
Special Event Trigger	132
Computed GOTO	50
Configuration Bits	229
Configuration Register Protection	240
Context Saving During Interrupts	91
CPFSEQ	258
CPFSGT	259
CPFSLT	259
Crystal Oscillator/Ceramic Resonator	23
Customer Change Notification Service	353
Customer Notification Service	353
Customer Support	353

D

Data Addressing Modes	61
Comparing Addressing Modes with the	
Extended Instruction Set Enabled	64
Direct	61
Indexed Literal Offset	63
Instructions Affected	
Indirect	61
Inherent and Literal	61
Data Memory	
Access Bank	
and the Extended Instruction Set	63
Bank Select Register (BSR)	53
General Purpose Registers	55
Map for PIC18F24J10/44J10	54
Special Function Registers	56
DAW	260
DC and AC Characteristics	
Graphs and Tables	329
DC Characteristics	
Power-Down and Supply Current	298
Supply Voltage	
DCFSNZ	261
DECF	260
DECFSZ	
Default System Clock	27
Development Support	291
Device Overview	
Details on Individual Family Members	8
Features (table)	9
New Core Features	7
Other Special Features	8
Direct Addressing	62

Ε

Effect on Standard PIC Instructions Effects of Power-Managed Modes on Various	288
Clock Sources	
Electrical Characteristics	295
Enhanced Capture/Compare/PWM (ECCP)	131
Associated Registers	144
Capture and Compare Modes	132
Capture Mode. See Capture (ECCP Module).	
Outputs and Configuration	132
Pin Configurations for ECCP1 Modes	132
PWM Mode. See PWM (ECCP Module).	
Standard PWM Mode	132
Timer Resources	132

Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART). See EUSART.
Equations
A/D Acquisition Time214
A/D Minimum Charging Time214
Errata
EUSART
Asynchronous Mode197 12-Bit Break Transmit and Receive
Associated Registers, Receive
Associated Registers, Transmit
Auto-Wake-up on Sync Break
Receiver
Setting Up 9-Bit Mode with Address Detect 199
Transmitter
Baud Rate Generator
Operation in Power-Managed Mode
Baud Rate Generator (BRG)191
Associated Registers 192
Auto-Baud Rate Detect 195
Baud Rate Error, Calculating
Baud Rates, Asynchronous Modes 193
High Baud Rate Select (BRGH Bit)
Sampling191
Synchronous Master Mode
Associated Registers, Receive
Associated Registers, Transmit
Reception205
Transmission203
Synchronous Slave Mode 206
Associated Registers, Receive
Associated Registers, Transmit
Reception207
Transmission
Extended Instruction Set
ADDFSR
ADDULNK
and Using MPLAB Tools290
and Using MPLAB Tools290 CALLW
and Using MPLAB Tools
and Using MPLAB Tools. 290 CALLW. 285 Considerations for Use 288 MOVSF 285 MOVSS 286 PUSHL 286 SUBFSR 287 SUBULNK 287
and Using MPLAB Tools
and Using MPLAB Tools.290CALLW.285Considerations for Use288MOVSF285MOVSS286PUSHL286SUBFSR287SUBULNK287Syntax283External Clock Input (EC Modes)24FFail-Safe Clock Monitor229, 238Interrupts in Power-Managed Modes239POR or Wake-up from Sleep239WDT During Oscillator Failure238Fast Register Stack50Firmware Instructions241Flash Configuration Words229Flash Program Memory67
and Using MPLAB Tools.290CALLW.285Considerations for Use288MOVSF285MOVSS286PUSHL286SUBFSR287SUBULNK287Syntax283External Clock Input (EC Modes)24FFail-Safe Clock Monitor229, 238Interrupts in Power-Managed Modes239POR or Wake-up from Sleep239WDT During Oscillator Failure238Fast Register Stack50Firmware Instructions241Flash Configuration Words229Flash Program Memory67Associated Registers75
and Using MPLAB Tools.290CALLW.285Considerations for Use288MOVSF285MOVSS286PUSHL286SUBFSR287SUBULNK287Syntax283External Clock Input (EC Modes)24FFail-Safe Clock Monitor229, 238Interrupts in Power-Managed Modes239POR or Wake-up from Sleep239WDT During Oscillator Failure238Fast Register Stack50Firmware Instructions241Flash Configuration Words229Flash Program Memory67Associated Registers75Control Registers68
and Using MPLAB Tools
and Using MPLAB Tools.290CALLW.285Considerations for Use288MOVSF285MOVSS286PUSHL286SUBFSR287SUBULNK287Syntax283External Clock Input (EC Modes)24FFail-Safe Clock Monitor.229, 238Interrupts in Power-Managed Modes239POR or Wake-up from Sleep239WDT During Oscillator Failure238Fast Register Stack50Firmware Instructions241Flash Configuration Words229Flash Program Memory67Associated Registers75Control Registers68EECON1 and EECON268TABLAT (Table Latch)70
and Using MPLAB Tools

Reading	. 71
Table Pointer	
Boundaries Based on Operation	. 70
Table Pointer Boundaries	
Table Reads and Table Writes	. 67
Write Sequence	
Writing To	
Protection Against Spurious Writes	. 75
Unexpected Termination	
Write Verify	. 75
FSCM. See Fail-Safe Clock Monitor.	
G	
GOTO	262
	202
Н	
Hardware Multiplier	. 77
Introduction	. 77
Operation	
Performance Comparison	. 77
1	
-	
I/O Ports	. 93
I ² C Mode (MSSP)	
Acknowledge Sequence Timing	
Associated Registers	
Baud Rate Generator	172
Bus Collision	400
During a Repeated Start Condition	
During a Stop Condition Clock Arbitration	
Clock Stretching	
10-Bit Slave Receive Mode (SEN = 1)	
10-Bit Slave Transmit Mode (SET = 1)	
7-Bit Slave Receive Mode (SEN = 1)	
7-Bit Slave Transmit Mode	
Clock Synchronization and the CKP Bit	
Effects of a Reset	
General Call Address Support	
I ² C Clock Rate w/BRG	172
Master Mode	
Baud Rate Generator	172
Operation	171
Reception	176
Repeated Start Condition Timing	175
Start Condition Timing	
Transmission	176
Multi-Master Communication, Bus Collision and	
Arbitration	
Multi-Master Mode	
Operation	159
Read/Write Bit Information (R/W Bit) 159,	
Registers	
Serial Clock (SCKx/SCLx)	
Slave Mode Addressing	
	159
Reception	159 160
Reception Transmission	159 160 160
Reception Transmission Sleep Operation	159 160 160 180
Reception Transmission Sleep Operation Stop Condition Timing	159 160 160 180 179
Reception Transmission Sleep Operation Stop Condition Timing	159 160 160 180 179 262
Reception Transmission Sleep Operation Stop Condition Timing INCF INCFSZ	159 160 160 180 179 262 263
Reception Transmission Sleep Operation Stop Condition Timing INCF INCFSZ In-Circuit Debugger	159 160 160 180 179 262 263 240
Reception Transmission Sleep Operation Stop Condition Timing INCF INCFSZ	159 160 160 180 179 262 263 240

Operation During Code-Protect75

Indexed Literal Offset Mode	
Indirect Addressing	
INFSNZ	
Initialization Conditions for All Registers	
Instruction Cycle	
Clocking Scheme	
Instruction Flow/Pipelining	
Instruction Set	
ADDLW	
ADDWF	
ADDWF (Indexed Literal Offset Mode)	
ADDWFC	
ANDLW	-
ANDWF	
BC	
BCF	
BN	
BNC BNN	
	-
BNOV	
BNZ BOV	
BRA	
BSF	
BSF (Indexed Literal Offset Mode)	
BTFSC	
BTFSS	
BTG	
BZ	
CALL	
CLRF	
CLRWDT	-
COMF	
CPFSEQ	
CPFSGT	
CPFSLT	
DAW	
DCFSNZ	
DECF	
DECFSZ	
Extended Instruction Set	
General Format	-
GOTO	-
INCF	-
INCFSZ	
INFSNZ	
IORLW IORWF	
LESR	
MOVF	
MOVFF	
MOVLB	
MOVLW	
MOVWF	
MULLW	
MULWF	
NEGF	
NOP	
Opcode Field Descriptions	
POP	
PUSH	
RCALL	
RESET	
RETFIE	
RETLW	

RETURN	273
RLCF	273
RLNCF	274
RRCF	
RRNCF	
-	-
SETF	
SETF (Indexed Literal Offset Mode)	
SLEEP	
Standard Instructions	241
SUBFWB	276
SUBLW	277
SUBWF	277
SUBWFB	
SWAPF	
-	-
TBLRD	-
TBLWT	
TSTFSZ	281
XORLW	. 281
XORWF	282
INTCON Registers	
Inter-Integrated Circuit. See I ² C Mode.	
Internal Oscillator Block	26
	20
Internal RC Oscillator	
Use with WDT	
Internet Address	353
Interrupt Sources	229
A/D Conversion Complete	213
Capture Complete (CCP)	
Compare Complete (CCP)	
Interrupt-on-Change (RB7:RB4)	97
INTn Pin	91
PORTB, Interrupt-on-Change	
TMR0	91
TMR0 Overflow	. 113
TMR1 Overflow	115
TMR2-to-PR2 Match (PWM) 128	
Interrupts	
Interrupts, Flag Bits	
	~ 7
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	97
INTOSC, INTRC. See Internal Oscillator Block.	
IORLW	264
IORWF	264
IPR Registers	88
5	
L	
LFSR	265
	205
Μ	
Master Clear (MCLR)	39
Master Synchronous Serial Port (MSSP). See MSSP.	
Memory Organization	47
Data Memory	53
Program Memory	
Memory Programming Requirements	
Microchip Internet Web Site	
	555
	205
MOVF	
MOVF	266
MOVF MOVFF MOVLB	266 266
MOVF	266 266
MOVF MOVFF MOVLB	266 266 267
MOVF	266 266 267 285
MOVF	266 266 267 285 285
MOVF	266 266 267 285 285 286 286

MPLAB ASM30 Assembler, Linker, Librarian	292
MPLAB ICD 2 In-Circuit Debugger	293
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	293

MPLAB ICE 4000 High-Performance Universal
In-Circuit Emulator
MPLAB Integrated Development Environment Software 291
MPLAB PM3 Device Programmer
MPLINK Object Linker/MPLIB Object Librarian
MSSP
ACK Pulse
Control Registers (general)145
Module Overview
SPI Master/Slave Connection 149
SSPxBUF Register 150
SSPxSR Register150
MULLW
MULWF

Ν

NEGF	
NOP	
Notable Differences Between PIC18F4520 and	
PIC18F45J10 Families	
Oscillator Options	
Peripherals	
Pinouts	
Power Requirements	

0

Oscillator Configuration	23
EC	
EC	23
ECPLL	23
HS	23
HS Modes	
HSPLL	
Internal Oscillator Block	
INTRC	
Oscillator Selection	
Oscillator Start-up Timer (OST)	
Oscillator Switching	
6	
Internal Oscillator Block INTRC Oscillator Selection Oscillator Start-up Timer (OST)	

Ρ

Packaging Information	
Marking	
Parallel Slave Port (PSP)	
Associated Registers	110
CS (Chip Select)	109
PORTD	
RD (Read Input)	
Select (PSPMODE Bit)	
WR (Write Input)	
PICSTART Plus Development Programmer	
PIE Registers	
Pin Functions	
MCLR	
OSC1/CLKI	
OSC2/CLKO	
RA0/AN0	
RA1/AN1	
RA2/AN2/VREF-/CVREF	
RA3/AN3/Vref+	
RA5/AN4/SS1/C2OUT	
RB0/INT0/FLT0/AN12	
RB1/INT1/AN10	
RB2/INT2/AN8	
RB3/AN9/CCP2	
RB4/KBI0/AN11	

RB5/KBI1/C1OUT		18
RB5/KBI1/T0CKI/C1OUT		
RB6/KBI2/PGC		
RB7/KBI3/PGD1		
RC0/T1OSO/T1CKI		
RC1/T10SI/CCP2 1		
RC2/CCP1		
RC2/CCP1/P1A		
RC3/SCK1/SCL1 1		
RC4/SDI1/SDA1 1	5,	19
RC5/SDO11	5,	19
RC6/TX/CK1	5,	19
RC7/RX/DT1		
RD0/PSP0/SCK2/SCL2		20
RD1/PSP1/SDI2/SDA2		
RD2/PSP2/SDO2		
RD3/PSP3/SS2		
RD4/PSP4		
RD5/PSP5/P1B		
RD6/PSP6/P1C		
RD7/ <u>PS</u> P7/P1D		
RE0/ <u>RD/</u> AN5	•••	21
RE1/WR/AN6		21
RE2/ <u>CS</u> /AN7		21
Vdd 1	5.	21
VDDCORE/VCAP 1	5	21
Vss		
Pinout I/O Descriptions	Ο,	21
PIC18F24J10/25J10		10
PIC18F44J10/45J10		
PIR Registers		
PLL Frequency Multiplier		25
ECPLL Oscillator Mode		
ECPLL Oscillator Mode HSPLL Oscillator Mode		
ECPLL Oscillator Mode		25
ECPLL Oscillator Mode HSPLL Oscillator Mode		25
ECPLL Oscillator Mode HSPLL Oscillator Mode POP		25
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA	 . 2	25 70
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers	 . 2	25 70 96
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register	 . 2 	25 70 96 94
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register	 	25 70 96 94 94
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register.	 	25 70 96 94 94
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register. PORTB	 . 2 	25 70 96 94 94 94
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers	 	25 70 96 94 94 94 99
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register	 . 2 	25 70 96 94 94 94 94 99
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register	 . 2 	25 70 96 94 94 94 99 97 97
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	 	25 70 96 94 94 94 99 97 97 97
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register	 	25 70 96 94 94 94 99 97 97 97
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register DORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC	 . 2 	25 70 96 94 94 94 97 97 97 97
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register	 . 2 	25 70 96 94 94 94 97 97 97 97
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register NORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers	 . 2 	25 70 96 94 94 94 97 97 97 97 97
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register NORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register	··· 	25 70 96 94 94 94 97 97 97 97 97 02 00
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTC Register	 	25 70 96 94 94 94 97 97 97 97 97 02 00 00
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register NORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register RCTC Register RC3/SCK1/SCL1 Pin	··· 	25 70 96 94 94 94 97 97 97 97 97 02 00 00 60
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register RC3/SCK1/SCL1 Pin TRISC Register	··· 	25 70 96 94 94 94 97 97 97 97 97 02 00 00 60
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register NORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register RC3/SCK1/SCL1 Pin TRISC Register PORTD	 	25 70 96 94 94 97 97 97 97 97 00 00 60 00
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register RC3/SCK1/SCL1 Pin TRISC Register PORTD Associated Registers	··· ··· ··· ··· ··· ··· ··· ··· ··· ··	25 70 96 94 94 94 97 97 97 97 97 02 00 00 60 00 00
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register NORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register RC3/SCK1/SCL1 Pin TRISC Register PORTD Associated Registers LATD Register	··· ··· ··· ··· ··· ··· ··· ···	25 70 96 94 94 97 97 97 97 97 02 00 00 60 00 00 00 00 00 00 00
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register NORTB Associated Registers LATB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTC Register RC3/SCK1/SCL1 Pin TRISC Register PORTD Associated Registers LATD Register PORTD Associated Registers LATD Register PORTD Associated Registers LATD Register Parallel Slave Port (PSP) Function.	··· ··· ··· ··· ··· ··· ··· ···	25 70 96 94 94 97 97 97 97 97 97 02 00 00 60 00 00 00 00 03 03
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register NORTB Associated Registers LATB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register RC3/SCK1/SCL1 Pin TRISC Register PORTD Associated Registers LATD Register PORTD PORTD Associated Registers LATD Register PORTD Register PORTD Register PORTD Register	··· 2 ··· 2 ··· 2 ··· 4 ··· 4 ··· 1 ··· 1	25 70 96 94 94 97 97 97 97 97 97 02 00 00 60 00 00 00 00 03 03 03 03
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register NORTB Associated Registers LATB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register RC3/SCK1/SCL1 Pin TRISC Register PORTD Associated Registers LATD Register PORTD PORTD Associated Registers LATD Register PORTD PORTD Register PORTD Register	··· 2 ··· 2 ··· 2 ··· 4 ··· 4 ··· 1 ··· 1	25 70 96 94 94 97 97 97 97 97 97 02 00 00 60 00 00 00 00 03 03 03 03
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RC3/SCK1/SCL1 Pin TRISB Register PORTC Associated Registers LATC Register PORTC RC3/SCK1/SCL1 Pin TRISC Register PORTD Associated Registers LATD Register PORTD PORTD Associated Registers LATD Register PORTD Register PORTE	··· ··· ··· ··· ··· ··· ··· ··· ··· ··	25 70 96 94 94 97 97 97 97 97 02 00 00 60 00 00 00 03 03 03 03
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register NORTB Associated Registers LATB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register RC3/SCK1/SCL1 Pin TRISC Register PORTD Associated Registers LATD Register PORTD PORTD Associated Registers LATD Register PORTD PORTD Register PORTD Register	··· ··· ··· ··· ··· ··· ··· ··· ··· ··	25 70 96 94 94 97 97 97 97 97 02 00 00 60 00 00 00 03 03 03 03
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RC3/SCK1/SCL1 Pin TRISB Register PORTC Associated Registers LATC Register PORTC RC3/SCK1/SCL1 Pin TRISC Register PORTD Associated Registers LATD Register PORTD PORTD Associated Registers LATD Register PORTD Register PORTE	 	25 70 96 94 94 97 97 97 97 97 97 02 00 00 60 00 00 60 00 03 03 03 03 03 03
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register PORTC Associated Registers LATC Register PORTC Register RC3/SCK1/SCL1 Pin TRISC Register RC3/SCK1/SCL1 Pin TRISC Register PORTD Associated Registers LATD Register PORTD Associated Registers LATD Register PORTD PORTD Register PORTD Register PORTE Associated Registers LATE Register PORTE Register PORTE Register PORTE Register PORTE Register	···· 2 ··· 2 ··· ··· ··· ··· ··· ··· ···	25 70 96 94 94 97 97 97 97 97 97 02 00 00 60 00 03 03 03 03 03 03 03 06 06
ECPLL Oscillator Mode HSPLL Oscillator Mode POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register NORTB Associated Registers LATB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RC3/SCK1/SCL1 Pin TRISE Register PORTC Associated Registers LATC Register PORTD Associated Registers LATD Register PORTD Associated Registers LATD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register PORTD Register TRISD Register LATD Register LATE Register LATE Register LATE Register	···· 2 ··· 2 ··· ··· ··· ··· ··· ··· ···	25 70 96 94 94 97 97 97 97 97 97 02 00 00 60 00 03 03 03 03 03 03 03 06 06

Power-Managed Modes
and A/D Operation216
and EUSART Operation191
and Multiple Sleep Commands 32
and PWM Operation143
and SPI Operation153
Clock Transitions and Status Indicators
Entering
Exiting Idle and Sleep Modes
by Reset
by WDT Time-out
Without an Oscillator Start-up Delay
Idle Modes
PRI_IDLE
RC_IDLE
SEC_IDLE
Run Modes
PRI_RUN
SEC_RUN
Selecting
Sleep Mode
Summary (table)
Power-on Reset (POR)
Power-up Timer (PWRT)40
Time-out Sequence
Power-up Delays
Power-up Timer (PWRT)
Prescaler
Timer2
Prescaler, Timer0113
Prescaler, Timer2129
PRI_IDLE Mode
PRI_RUN Mode
Program Counter
PCL, PCH and PCU Registers
PCLATH and PCLATU Registers
Program Memory
and Extended Instruction Set 65
Instructions52
Two-Word52
Interrupt Vector47
Look-up Tables50
Map and Stack (diagram)47
Reset Vector
Program Verification and Code Protection
Programming, Device Instructions
PSP. See Parallel Slave Port.
Pulse-Width Modulation. See PWM (CCP Module) and PWM (ECCP Module).
PUSH
PUSH and POP Instructions
PUSHL
PUSHL
Associated Registers
Auto-Shutdown (CCP1 Only)
CCPR1H:CCPR1L Registers
Duty Cycle
Example Frequencies/Resolutions
Period
Setup for Operation
TMR2-to-PR2 Match
PWM (ECCP Module)
Direction Change in Full-Bridge Output Mode
Effects of a Reset143

Enhanced PWM Auto-Shutdown 140
Full-Bridge Application Example 138
Full-Bridge Mode 137
Half-Bridge Mode 136
Half-Bridge Output Mode Applications Example 136
Operation in Power-Managed Modes 143
Operation with Fail-Safe Clock Monitor 143
Output Configurations 134
Output Relationships (Active-High)135
Output Relationships (Active-Low) 135
Programmable Dead-Band Delay 140
Setup for PWM Operation 143
Start-up Considerations 142
Q
Q Clock 129, 134
R
RAM. See Data Memory.
RBIF Bit
RC_RUN Mode
RCALL
RCALL
Bit Status During Initialization
Reader Response
Register File Summary
Registers
ADCON0 (A/D Control 0)
ADCON1 (A/D Control 1)
ADCON2 (A/D Control 2)
BAUDCON (Baud Rate Control)
CCP1CON (Enhanced Capture/Compare/PW/M Control
CCP1CON (Enhanced Capture/Compare/PWM Control
1) 131
1) 131 CCPxCON (Standard Capture/Compare/
1)
1)
1)
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2L (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control)81
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG2L (Configuration 1 Low)231CONFIG2L (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control)81INTCON2 (Interrupt Control 2)82
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)81INTCON3 (Interrupt Control 3)83
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)81INTCON3 (Interrupt Control 3)83IPR1 (Peripheral Interrupt Priority 1)88
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG2H (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2H (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON2 (Interrupt Control 2)82INTCON3 (Interrupt Control 3)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 2)89
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)81INTCON3 (Interrupt Control 3)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 3)89
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2L (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)81INTCON3 (Interrupt Control 3)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 3)89OSCCON (Oscillator Control)28
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2H (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)82INTCON3 (Interrupt Control 3)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 3)89OSCCON (Oscillator Control)28OSCTUNE (PLL Control)25
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2H (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)82INTCON3 (Interrupt Control 3)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 3)89OSCCON (Oscillator Control)25PIE1 (Peripheral Interrupt Enable 1)86
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2H (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)82INTCON3 (Interrupt Control 3)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 3)89OSCCON (Oscillator Control)25PIE1 (Peripheral Interrupt Enable 1)86PIE2 (Peripheral Interrupt Enable 2)87
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2H (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)82INTCON3 (Interrupt Control 3)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 2)89IPR3 (Peripheral Interrupt Priority 3)89OSCCON (Oscillator Control)25PIE1 (Peripheral Interrupt Enable 1)86PIE2 (Peripheral Interrupt Enable 2)87PIE3 (Peripheral Interrupt Enable 3)87
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2H (Configuration 2 High)232CONFIG2H (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)82INTCON3 (Interrupt Control 3)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 3)89OSCCON (Oscillator Control)25PIE1 (Peripheral Interrupt Enable 1)86PIE2 (Peripheral Interrupt Enable 2)87PIE3 (Peripheral Interrupt Enable 3)87PIR1 (Peripheral Interrupt Request (Flag) 1)84
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2L (Configuration 2 High)232CONFIG2H (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)81INTCON3 (Interrupt Control 2)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 3)89OSCCON (Oscillator Control)25PIE1 (Peripheral Interrupt Enable 1)86PIE2 (Peripheral Interrupt Enable 2)87PIE3 (Peripheral Interrupt Enable 3)87PIR1 (Peripheral Interrupt Request (Flag) 1)84PIR2 (Peripheral Interrupt Request (Flag) 2)85
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2L (Configuration 2 High)232CONFIG2H (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)82INTCON3 (Interrupt Control 2)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 2)89IPR3 (Peripheral Interrupt Enable 1)86PIE2 (Peripheral Interrupt Enable 2)87PIE3 (Peripheral Interrupt Enable 2)87PIE3 (Peripheral Interrupt Request (Flag) 1)84PIR2 (Peripheral Interrupt Request (Flag) 2)85PIR3 (Peripheral Interrupt Request (Flag) 3)85
1)131CCPxCON (Standard Capture/Compare/ PWM Control)123CMCON (Comparator Control)219CONFIG1H (Configuration 1 High)231CONFIG1L (Configuration 1 Low)231CONFIG2L (Configuration 2 High)232CONFIG2H (Configuration 2 Low)232CONFIG3H (Configuration 3 High)233CONFIG3H (Configuration 3 Low)233CVRCON (Comparator Voltage Reference Control)225Device ID Register 1234Device ID Register 2234ECCP1AS (ECCP Auto-Shutdown Control)141ECCP1DEL (PWM Dead-Band Delay)140EECON1 (Data EEPROM Control 1)69INTCON (Interrupt Control 2)81INTCON3 (Interrupt Control 2)83IPR1 (Peripheral Interrupt Priority 1)88IPR2 (Peripheral Interrupt Priority 3)89OSCCON (Oscillator Control)25PIE1 (Peripheral Interrupt Enable 1)86PIE2 (Peripheral Interrupt Enable 2)87PIE3 (Peripheral Interrupt Enable 3)87PIR1 (Peripheral Interrupt Request (Flag) 1)84PIR2 (Peripheral Interrupt Request (Flag) 2)85

SSPxCON1 (MSSPx Control 1, I ² C Mode)	157
SSPxCON1 (MSSPx Control 1, SPI Mode)	147
SSPxCON2 (MSSPx Control 2, I ² C Mode)	158
SSPxSTAT (MSSPx Status, I ² C Mode)	156
SSPxSTAT (MSSPx Status, SPI Mode)	146
STATUS	
STKPTR (Stack Pointer)	49
T0CON (Timer0 Control)	111
T1CON (Timer1 Control)	115
T2CON (Timer2 Control)	121
TRISE (PORTE/PSP Control)	107
TXSTA (Transmit Status and Control)	188
WDTCON (Watchdog Timer Control)	235
RESET	271
Reset	
MCLR Reset, During Power-Managed Modes	
MCLR Reset, Normal Operation	
Power-on Reset (POR)	
Programmable Brown-out Reset (BOR)	
Reset Instruction	
Stack Full Reset	
Stack Underflow Reset	
Watchdog Timer (WDT) Reset	
Resets	
Brown-out Reset (BOR)	229
Oscillator Start-up Timer (OST)	
Power-on Reset (POR)	229
Power-up Timer (PWRT)	
RETFIE	272
RETLW	272
RETURN	-
Return Address Stack	
Return Stack Pointer (STKPTR)	
Revision History	
RLCF	-
RLNCF	
RRCF	
RRNCF	275

S

SCKx	145
SDIx	145
SDOx	145
SEC_IDLE Mode	35
SEC_RUN Mode	32
Serial Clock, SCKx	145
Serial Data In (SDIx)	
Serial Data Out (SDOx)	
Serial Peripheral Interface. See SPI Mode.	
SETF	
Slave Select (SSx)	145
SLEEP	276
Sleep	
OSC1 and OSC2 Pin States	29
Software Simulator (MPLAB SIM)	292
Special Event Trigger. See Compare (ECCP Module).	
Special Event Trigger. See Compare (ECCP/CCP Mod	
Special Features of the CPU	229
Special Function Registers	56
Мар	56
SPI Mode (MSSP)	
Associated Registers	154
Bus Mode Compatibility	153
Clock Speed and Module Interactions	
Effects of a Reset	153
Enabling SPI I/O	149

Master Mode 15	50
Master/Slave Connection 14	19
Operation 14	
Operation in Power-Managed Modes 15	53
Serial Clock 14	ł5
Serial Data In 14	ł5
Serial Data Out 14	15
Slave Mode 15	
Slave Select 14	
Slave Select Synchronization 15	51
SPI Clock15	
Typical Connection 14	
SSPOV 17	
SSPOV Status Flag 17	' 6
SSPxS <u>TA</u> T Register	
R/W Bit 159, 16	
SSx	-
Stack Full/Underflow Resets	
SUBFSR	
SUBFWB	
SUBLW	
SUBULNK	
SUBWF	
SUBWFB	
SWAPF	'8

т

Table Pointer Operations (table)	. 70
Table Reads/Table Writes	
TBLRD	279
TBLWT	280
Timer0	111
Associated Registers	113
Clock Source Select (T0CS Bit)	112
Operation	112
Overflow Interrupt	113
Prescaler	
Prescaler Assignment (PSA Bit)	113
Prescaler Select (T0PS2:T0PS0 Bits)	113
Prescaler. See Prescaler, Timer0.	
Reads and Writes in 16-Bit Mode	112
Source Edge Select (T0SE Bit)	112
Switching Prescaler Assignment	113
Timer1	115
16-Bit Read/Write Mode	117
Associated Registers	119
Interrupt	118
Operation	116
Oscillator 115,	117
Layout Considerations	
Oscillator, as Secondary Clock	. 26
Overflow Interrupt	115
Resetting, Using the ECCP/CCP Special Event	
Trigger	
Special Event Trigger (ECCP)	132
TMR1H Register	115
TMR1L Register	
Use as a Clock Source	
Use as a Real-Time Clock	118
Timer2	
Associated Registers	122
Interrupt	122
Operation	121
Output	122
PR2 Register 128,	133
TMR2-to-PR2 Match Interrupt 128,	133

Timing Diagrams
A/D Conversion
Acknowledge Sequence179
Asynchronous Reception200
Asynchronous Transmission 198
Asynchronous Transmission (Back to Back)
Automatic Baud Rate Calculation
Auto-Wake-up Bit (WUE) During Normal Operation . 201
Auto-Wake-up Bit (WUE) During Sleep
Baud Rate Generator with Clock Arbitration
BRG Overflow Sequence
Condition
Brown-out Reset (BOR)
Bus Collision During a Repeated Start Condition
(Case 1)
Bus Collision During a Repeated Start Condition
(Case 2)
Bus Collision During a Start Condition (SCLx = 0) 182
Bus Collision During a Stop Condition (Case 1) 184
Bus Collision During a Stop Condition (Case 2) 184
Bus Collision During Start Condition (SDAx Only) 181
Bus Collision for Transmit and Acknowledge
Capture/Compare/PWM (Including ECCP Module) 316
CLKO and I/O
Clock Synchronization
Clock/Instruction Cycle
EUSART Synchronous Receive (Master/Slave) 325
EUSART Synchronous Transmission
(Master/Slave)
Example SPI Master Mode (CKE = 0)
Example SPI Slave Mode (CKE = 0)
Example SPI Slave Mode (CKE = 0)
External Clock (All Modes Except PLL)
Fail-Safe Clock Monitor
First Start Bit Timing
Full-Bridge PWM Output137
Half-Bridge PWM Output136
I ² C Bus Data
I ² C Bus Start/Stop Bits
I ² C Master Mode (7 or 10-Bit Transmission)
I ² C Master Mode (7-Bit Reception)178
I ² C Slave Mode (10-Bit Reception, SEN = 0)
I ² C Slave Mode (10-Bit Reception, SEN = 1)
I ² C Slave Mode (10-Bit Transmission)
$I^{2}C$ Slave Mode (7-bit Reception, SEN = 0)
$I^{2}C$ Slave Mode (7-Bit Reception, SEN = 1)
I ² C Slave Mode (7-Bit Transmission)162 I ² C Slave Mode General Call Address Sequence (7 or
10-Bit Address Mode)
I ² C Stop Condition Receive or Transmit Mode
Master SSP I ² C Bus Data
Master SSP I ² C Bus Start/Stop Bits
Parallel Slave Port (PSP) Read
Parallel Slave Port (PSP) Write110
PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Dis-
abled)142
PWM Auto-Shutdown (PRSEN = 1, Auto-Restart En-
abled) 142
PWM Direction Change
PWM Direction Change at Near 100% Duty Cycle 139
PWM Output
Repeated Start Condition175

Reset, Watchdog Timer (WDT), Oscillator Start-up Timer
(OST) and Power-up Timer (PWRT) 314
Send Break Character Sequence 202
Slave Synchronization 151
Slow Rise Time (MCLR Tied to VDD,
VDD Rise > TPWRT)
SPI Mode (Master Mode)
SPI Mode (Slave Mode, CKE = 0)
SPI Mode (Slave Mode, CKE = 1)
Synchronous Reception (Master Mode, SREN) 205 Synchronous Transmission
Synchronous Transmission (Through TXEN)
Time-out Sequence on Power-up (MCLR Not
Tied to VDD), Case 1
Time-out Sequence on Power-up (MCLR Not
Tied to VDD), Case 2 41
Time-out Sequence on Power-up (MCLR Tied to
VDD, VDD Rise Tpwrt) 40
Timer0 and Timer1 External Clock
Transition for Entry to Idle Mode
Transition for Entry to SEC_RUN Mode
Transition for Entry to Sleep Mode
Transition for Two-Speed Start-up (INTRC)
Transition for Wake from Idle to Run Mode
Transition for Wake from Sleep
Transition from RC_RUN Mode to PRI_RUN Mode 33
Transition to RC_RUN Mode
Timing Diagrams and Specifications
A/D Conversion Requirements
AC Characteristics
Internal RC Accuracy
ECCP Module)
CLKO and I/O Requirements
EUSART Synchronous Receive Requirements
EUSART Synchronous Transmission Requirements 325
Example SPI Mode Requirements (Master Mode,
CKE = 0)
Example SPI Mode Requirements (Master Mode,
CKE = 1)
Example SPI Mode Requirements (Slave Mode,
CKE = 0)
Example SPI Slave Mode Requirements (CKE = 1). 320
External Clock Requirements 311
I ² C Bus Data Requirements (Slave Mode)
I ² C Bus Start/Stop Bits Requirements (Slave Mode) 321
Master SSP I ² C Bus Data Requirements
Master SSP I ² C Bus Start/Stop Bits Requirements 323
Parallel Slave Port Requirements
PLL Clock
Reset, Watchdog Timer, Oscillator Start-up Timer,
Power-up Timer and Brown-out Reset Requirements
Timer0 and Timer1 External Clock Requirements 315
Top-of-Stack Access
TRISE Register
PSPMODE Bit
TSTFSZ
Two-Speed Start-up
Two-Word Instructions
Example Cases 52
TXSTA Register
BRGH Bit 191

۷

Voltage Reference Specifications
W
Watchdog Timer (WDT) 229, 235
Associated Registers
Control Register
During Oscillator Failure
Programming Considerations
WCOL
WCOL Status Flag 174, 175, 176, 179
WWW Address
WWW, On-Line Support6
Х
XORLW
XORWF

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent			
RE:	Reader Response				
Fron	n: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Appl	ication (optional):				
Wou	ld you like a reply?YN				
Devi	Device: PIC18F45J10 FAMILY Literature Number: DS39682B				
Que	stions:				
1. \	What are the best features of this do	cument?			
-					
2.	How does this document meet your I	nardware and software development needs?			
_					
_					
3.	Do you find the organization of this d	locument easy to follow? If not, why?			
-					
-					
4. \	What additions to the document do y	ou think would enhance the structure and subject?			
_					
-					
5.	What deletions from the document co	ould be made without affecting the overall usefulness?			
-					
-					
6.	s there any incorrect or misleading i	nformation (what and where)?			
-					
-					
7.	How would you improve this docume	ent?			
-					

PIC18F45J10 FAMILY PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC18LF45J10-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301. b) PIC18LF24J10-I/SO = Industrial temp., SOIC
Device	PIC18F24J10/25J10 ⁽¹⁾ , PIC18F44J10/45J10 ⁽¹⁾ , PIC18F24J10/25J10T ⁽²⁾ , PIC18F44J10/45J10T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF24J10/25J10 ⁽¹⁾ , PIC18LF44J10/45J10 ⁽¹⁾ , PIC18LF24J10/25J10T ⁽²⁾ , PIC18LF44J10/45J10T ⁽²⁾ ; VDD range 2.0V to 5.5V	 package, Extended VDD limits. c) PIC18LF44J10-I/P = Industrial temp., PDIP package, normal VDD limits.
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP ML = QFN	Note 1:F=Standard Voltage RangeLF=Wide Voltage Range2:T=in tape and reel TQFPpackages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-3910 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

06/08/06

Preliminary