

## Dual D-type flip-flop with set and reset; positive-edge trigger

**74HC74; 74HCT74**

### FEATURES

- Wide supply voltage range from 2.0 to 6.0 V
- Symmetrical output impedance
- High noise immunity
- Low power dissipation
- Balanced propagation delays
- ESD protection:  
HBM EIA/JESD22-A114-A exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V.

### GENERAL DESCRIPTION

The 74HC/HCT74 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT74 are dual positive-edge triggered, D-type flip-flops with individual data (D) inputs, clock (CP) inputs, set ( $\bar{SD}$ ) and reset ( $\bar{RD}$ ) inputs; also complementary Q and  $\bar{Q}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r = t_f = 6$  ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
$t_{PHL}/t_{PLH}$	propagation delay nCP to nQ, $n\bar{Q}$ $n\bar{SD}$ to nQ, $n\bar{Q}$ $n\bar{RD}$ to nQ, $n\bar{Q}$	$C_L = 15$ pF; $V_{CC} = 5$ V	14 15 16	15 18 18	ns ns ns
$f_{max}$	maximum clock frequency		76	59	MHz
$C_I$	input capacitance		3.5	3.5	pF
$C_{PD}$	power dissipation capacitance per flip-flop	notes 1 and 2	24	29	pF

### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz;

$f_o$  = output frequency in MHz;

$C_L$  = output load capacitance in pF;

$V_{CC}$  = supply voltage in Volts;

N = total load switching outputs;

$\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

2. For 74HC74 the condition is  $V_I = GND$  to  $V_{CC}$ .

For 74HCT74 the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V.

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74HC74; 74HCT74

### FUNCTION TABLES

**Table 1** See note 1

INPUT				OUTPUT	
<b>SD</b>	<b>RD</b>	<b>CP</b>	<b>D</b>	<b>Q</b>	<b><math>\bar{Q}</math></b>
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

**Table 2** See note 1

INPUT				OUTPUT	
<b>SD</b>	<b>RD</b>	<b>CP</b>	<b>D</b>	<b><math>Q_{n+1}</math></b>	<b><math>\bar{Q}_{n+1}</math></b>
H	H	↑	L	L	H
H	H	↑	H	H	L

#### Note

1. H = HIGH voltage level;  
L = LOW voltage level;  
X = don't care;  
↑ = LOW-to-HIGH CP transition;  
 $Q_{n+1}$  = state after the next LOW-to-HIGH CP transition.

### ORDERING INFORMATION

<b>TYPE NUMBER</b>	<b>PACKAGE</b>				
	<b>TEMPERATURE RANGE</b>	<b>PINS</b>	<b>PACKAGE</b>	<b>MATERIAL</b>	<b>CODE</b>
74HC74N	-40 to +125 °C	14	DIP14	plastic	SOT27-1
74HCT74N	-40 to +125 °C	14	DIP14	plastic	SOT27-1
74HC74D	-40 to +125 °C	14	SO14	plastic	SOT108-1
74HCT74D	-40 to +125 °C	14	SO14	plastic	SOT108-1
74HC74DB	-40 to +125 °C	14	SSOP14	plastic	SOT337-1
74HCT74DB	-40 to +125 °C	14	SSOP14	plastic	SOT337-1
74HC74PW	-40 to +125 °C	14	TSSOP14	plastic	SOT402-1
74HCT74PW	-40 to +125 °C	14	TSSOP14	plastic	SOT402-1
74HC74BQ	-40 to +125 °C	14	DHVQFN14	plastic	SOT762-1
74HCT74BQ	-40 to +125 °C	14	DHVQFN14	plastic	SOT762-1

**Dual D-type flip-flop with set and reset;  
positive-edge trigger**

**74HC74; 74HCT74**

**RECOMMENDED OPERATING CONDITIONS**

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>74HC74</b>			<b>74HCT74</b>			<b>UNIT</b>
			<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	
$V_{CC}$	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
$V_I$	input voltage		0	–	$V_{CC}$	0	–	$V_{CC}$	V
$V_O$	output voltage		0	–	$V_{CC}$	0	–	$V_{CC}$	V
$T_{amb}$	operating ambient temperature		–40	+25	+125	–40	+25	+125	°C
$t_r, t_f$	input rise and fall times	$V_{CC} = 2.0$ V	–	–	1000	–	–	500	ns
		$V_{CC} = 4.5$ V	–	6.0	500	–	6.0	500	ns
		$V_{CC} = 6.0$ V	–	–	400	–	–	500	ns

**LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>MAX.</b>	<b>UNIT</b>
$V_{CC}$	supply voltage		–0.5	+7.0	V
$I_{IK}$	input diode current	$V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V; note 1	–	$\pm 20$	mA
$I_{OK}$	output diode current	$V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V; note 1	–	$\pm 20$	mA
$I_O$	output source or sink current	$-0.5$ V < $V_O < V_{CC} + 0.5$ V; note 1	–	$\pm 25$	mA
$I_{CC}, I_{GND}$	$V_{CC}$ or GND current		–	$\pm 100$	mA
$T_{stg}$	storage temperature		–65	+150	°C
$P_{tot}$	power dissipation	$T_{amb} = -40$ to +125 °C; note 2	–	500	mW

**Notes**

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. For SO14 packages: above 70 °C derate linearly with 8 mW/K.

For SSOP14 and TSSOP14 packages: above 60 °C derate linearly with 5.5 mW/K.

For DHVQFN14 packages: above 60 °C derate linearly with 4.5 mW/K.

For DIP14 packages: above 70 °C derate linearly with 12 mW/K.

## Dual D-type flip-flop with set and reset; positive-edge trigger

74HC74; 74HCT74

### Family 74HCT

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
		WAVEFORMS	V <sub>CC</sub> (V)				
<b>T<sub>amb</sub> = -40 to +85 °C; note 1</b>							
V <sub>IH</sub>	HIGH-level input voltage		4.5 to 5.5	2.0	1.6	-	V
V <sub>IL</sub>	LOW-level input voltage		4.5 to 5.5	-	1.2	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -4.0 mA	4.5	3.84	4.32	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 4.0 mA	4.5	0.33	0.15	-	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5	-	-	±1.0	µA
I <sub>CC</sub>	quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0	5.5	-	-	40	µA
ΔI <sub>CC</sub>	additional quiescent supply current per input	V <sub>I</sub> = V <sub>CC</sub> -2.1 V other inputs at V <sub>CC</sub> or GND; I <sub>O</sub> = 0	4.5 to 5.5	-	100	450	µA
<b>T<sub>amb</sub> = -40 to +125 °C</b>							
V <sub>IH</sub>	HIGH-level input voltage		4.5 to 5.5	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage		4.5 to 5.5	-	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -4.0 mA	4.5	3.7	-	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 4.0 mA	4.5	-	-	0.4	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5	-	-	±1.0	µA
I <sub>CC</sub>	quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0	5.5	-	-	80	µA
ΔI <sub>CC</sub>	additional quiescent supply current per input	V <sub>I</sub> = V <sub>CC</sub> -2.1 V other inputs at V <sub>CC</sub> or GND; I <sub>O</sub> = 0	4.5 to 5.5	-	-	490	µA

### Note

- All typical values are measured at T<sub>amb</sub> = 25 °C.

### Remark to HCT types

The value of additional quiescent supply current (ΔI<sub>CC</sub>) for a unit load of 1 is given here. To determine ΔI<sub>CC</sub> per input, multiply this value by the unit load coefficient shown in the table.

INPUT	UNIT LOAD COEFFICIENT
nD	0.70
nRD	0.70
nSD	0.80
nCP	0.80

**Dual D-type flip-flop with set and reset;  
positive-edge trigger**

**74HC74; 74HCT74**

**Family 74HCT**

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF.

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>TEST CONDITIONS</b>		<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
		<b>WAVEFORMS</b>	<b>V<sub>CC</sub> (V)</b>				
<b>T<sub>amb</sub> = -40 to +85 °C</b>							
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nCP to nQ, n $\bar{Q}$	see Fig.7	4.5	-	18	44	ns
	propagation delay n $\bar{S}D$ to nQ, n $\bar{Q}$	see Fig.8	4.5	-	23	50	ns
	propagation delay n $\bar{R}D$ to nQ, n $\bar{Q}$	see Fig.8	4.5	-	24	50	ns
t <sub>THL</sub> /t <sub>TLH</sub>	output transition time	see Fig.7	4.5	-	7	19	ns
t <sub>W</sub>	clock pulse width HIGH or LOW	see Fig.7	4.5	23	9	-	ns
	set or reset pulse width LOW	see Fig.8	4.5	20	9	-	ns
t <sub>rem</sub>	removal time set or reset	see Fig.8	4.5	8	1	-	ns
t <sub>SU</sub>	set-up time nD to nCP	see Fig.7	4.5	15	5	-	ns
t <sub>H</sub>	hold time nCP to nD	see Fig.7	4.5	+3	-3	-	ns
f <sub>max</sub>	maximum clock pulse frequency	see Fig.7	4.5	22	54	-	MHz
<b>T<sub>amb</sub> = -40 to +125 °C</b>							
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nCP to nQ, n $\bar{Q}$	see Fig.7	4.5	-	-	53	ns
	propagation delay n $\bar{S}D$ to nQ, n $\bar{Q}$	see Fig.8	4.5	-	-	60	ns
	propagation delay n $\bar{R}D$ to nQ, n $\bar{Q}$	see Fig.8	4.5	-	-	60	ns
t <sub>THL</sub> /t <sub>TLH</sub>	output transition time	see Fig.7	4.5	-	-	22	ns
t <sub>W</sub>	clock pulse width HIGH or LOW	see Fig.7	4.5	27	-	-	ns
	set or reset pulse width LOW	see Fig.8	4.5	24	-	-	ns
t <sub>rem</sub>	removal time set or reset	see Fig.8	4.5	9	-	-	ns
t <sub>SU</sub>	set-up time nD to nCP	see Fig.7	4.5	18	-	-	ns
t <sub>H</sub>	hold time nCP to nD	see Fig.7	4.5	3	-	-	ns
f <sub>max</sub>	maximum clock pulse frequency	see Fig.7	4.5	18	-	-	MHz


Dual D-type flip-flop with set and reset;  
positive-edge trigger

74HC74; 74HCT74

## PACKAGE OUTLINES

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.02	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

## Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	
	IEC	JEDEC	JEITA			
SOT27-1	050G04	MO-001	SC-501-14			

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74HC74; 74HCT74

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

**Note**

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	
	IEC	JEDEC	JEITA			
SOT108-1	076E06	MS-012				