



I/CLK

## **GAL16V8**

High Performance E<sup>2</sup>CMOS PLD Generic Array Logic™

Functional Block Diagram

#### Features

- HIGH PERFORMANCE E<sup>2</sup>CMOS<sup>®</sup> TECHNOLOGY
- 3.5 ns Maximum Propagation Delay
- Fmax = 250 MHz
- 3.0 ns Maximum from Clock Input to Data Output
- UltraMOS<sup>®</sup> Advanced CMOS Technology
- 50% to 75% REDUCTION IN POWER FROM BIPOLAR - 75mA Typ Icc on Low Power Device
  - 45mA Typ Icc on Quarter Power Device
- ACTIVE PULL-UPS ON ALL PINS
- E<sup>2</sup> CELL TECHNOLOGY
  - **Reconfigurable Logic**
  - Reprogrammable Cells
  - 100% Tested/100% Yields
  - High Speed Electrical Erasure (<100ms)
  - 20 Year Data Retention \_
- EIGHT OUTPUT LOGIC MACROCELLS
  - Maximum Flexibility for Complex Logic Designs
  - Programmable Output Polarity
  - Also Emulates 20-pin PAL® Devices with Full Function/Fuse Map/Parametric Compatibility
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS – 100% Functional Testability
- APPLICATIONS INCLUDE:
  - DMA Control
  - State Machine Control
  - High Speed Graphics Processing
  - Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION
- LEAD-FREE PACKAGE OPTIONS

#### Description

The GAL16V8, at 3.5 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E<sup>2</sup>) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL16V8 are the PAL architectures listed in the table of the macrocell description section. GAL16V8 devices are capable of emulating any of these PAL architectures with full function/fuse map/parametric compatibility.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

CLK 1/0/0 8 OLMO -b I/O/Q 8 OLMC **PP** -> OLMO 1/0/0 ш 8 PROGRAMMABL 3 **AND-ARRAY** X 32) 8 OLMC I/O/Q 64 8 OLMO I/O/Q -> I/O/Q OLMC 8 1 -0-OLMC I/O/Q 8 -> I/O/Q

8 OLMC

OE

#### **Pin Configuration**

PLCC VCLK Vcc I/O/Q DIP 18 1 4 I/0/Q 1 1/0/0 I/CLK 20 Vcc **GAL16V8** ١ſ 6 I/0/Q 16 | 1/0/Q н **Top View** ıП I/O/Q | 1/0/Q ιΓ 13<sup>14</sup> GAL I 🛛 8 I/O/Q 11 1 ∏ I/O/Q 16V8 1/OE 1/0/Q GND 1/0/0 5 | I/O/Q I. SOIC 15 🗍 I/O/Q L I/CLK 1. 20 Vcc 1/0/Q L 1/0/0 \_\_\_\_\_I/O/Q GAL | 1/0/Q I ιE 0/0/1 ₅ 16V8 I/O/Q I/0/Q I Тор 15 7 I/O/Q View 1/0/0 10 I/OE GND 11 0/0/1 1/0/Q GND 10 11 

Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice

LATTICE SEMICONDUCTOR CORP

Downloaded from Elcodis.com electronic components distributor

I/OE

#### Lead-Free Packaging Commercial Grade Specifications


Tpd (ns)	Tsu (ns)	Tco (ns)	lcc (mA)	Ordering #	Package
3.5	2.5	3.0	115	GAL16V8D-3LJN <sup>1</sup>	Lead-Free 20-Lead PLCC
5	3	4	115	GAL16V8D-5LJN	Lead-Free 20-Lead PLCC
7.5	7	5	115	GAL16V8D-7LPN	Lead-Free 20-Pin Plastic DIP
			115	GAL16V8D-7LJN	Lead-Free 20-Lead PLCC
10	10	7	55	GAL16V8D-10QPN	Lead-Free 20-Pin Plastic DIP
			55	GAL16V8D-10QJN	Lead-Free 20-Lead PLCC
			115	GAL16V8D-10LPN	Lead-Free 20-Pin Plastic DIP
			115	GAL16V8D-10LJN	Lead-Free 20-Lead PLCC
15	12	10	55	GAL16V8D-15QPN	Lead-Free 20-Pin Plastic DIP
			55	GAL16V8D-15QJN	Lead-Free 20-Lead PLCC
			90	GAL16V8D-15LPN	Lead-Free 20-Pin Plastic DIP
			90	GAL16V8D-15LJN	Lead-Free 20-Lead PLCC
25	15	12	55	GAL16V8D-25QPN	Lead-Free 20-Pin Plastic DIP
			55	GAL16V8D-25QJN	Lead-Free 20-Lead PLCC
			90	GAL16V8D-25LPN	Lead-Free 20-Pin Plastic DIP
			90	GAL16V8D-25LJN	Lead-Free 20-Lead PLCC

1. Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

#### Industrial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
7.5	7	5	130	GAL16V8D-7LJNI	Lead-Free 20-Lead PLCC
			130	GAL16V8D-7LPNI	Lead-Free 20-Pin Plastic DIP
10	10	7	130	GAL16V8D-10LJNI	Lead-Free 20-Lead PLCC
			130	GAL16V8D-10LPNI	Lead-Free 20-Pin Plastic DIP
15	12	10	130	GAL16V8D-15LJNI	Lead-Free 20-Lead PLCC
			130	GAL16V8D-15LPNI	Lead-Free 20-Pin Plastic DIP
20	13	11	65	GAL16V8D-20QJNI	Lead-Free 20-Lead PLCC
			65	GAL16V8D-20QPNI	Lead-Free 20-Pin Plastic DIP
25	15	12	65	GAL16V8D-25QJNI	Lead-Free 20-Lead PLCC
			65	GAL16V8D-25QPNI	Lead-Free 20-Pin Plastic DIP
			130	GAL16V8D-25LJNI	Lead-Free 20-Lead PLCC
			130	GAL16V8D-25LPNI	Lead-Free 20-Pin Plastic DIP

#### **Part Number Description**





#### Output Logic Macrocell (OLMC)

The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

There are three global OLMC configuration modes possible: **simple**, **complex**, and **registered**. Details of each of these modes are illustrated in the following pages. Two global bits, SYN and ACO, control the mode configuration for all macrocells. The XOR bit of each macrocell controls the polarity of the output in any of the three modes, while the AC1 bit of each of the macrocells controls the input/output configuration. These two global and 16 individual architecture bits define all possible configurations in a GAL16V8. The information given on these architecture bits is only to give a better understanding of the device. Compiler software will transparently set these architecture bits from the pin definitions, so the user should not need to directly manipulate these architecture bits.

The following is a list of the PAL architectures that the GAL16V8 can emulate. It also shows the OLMC mode under which the GAL16V8 emulates the PAL architecture.

PAL Architectures Emulated by GAL16V8	GAL16V8 Global OLMC Mode
16R8	Registered
16R6	Registered
16R4	Registered
16RP8	Registered
16RP6	Registered
16RP4	Registered
	_
16L8	Complex
16H8	Complex
16P8	Complex
10L8	Simple
12L6	Simple
14L4	Simple
16L2	Simple
10H8	Simple
12H6	Simple
14H4	Simple
16H2	Simple
10P8	Simple
12P6	Simple
14P4	Simple
16P2	Simple

#### **Compiler Support for OLMC**

Software compilers support the three different global OLMC modes as different device types. These device types are listed in the table below. Most compilers have the ability to automatically select the device type, generally based on the register usage and output enable (OE) usage. Register usage on the device forces the software to choose the registered mode. All combinatorial outputs with OE controlled by the product term will force the software to choose the complex mode. The software will choose the simple mode only when all outputs are dedicated combinatorial without OE control. The different device types listed in the table can be used to override the automatic device selection by the software. For further details, refer to the compiler software manuals.

When using compiler software to configure the device, the user must pay special attention to the following restrictions in each mode. In **registered mode** pin 1 and pin 11 are permanently configured

as clock and output enable, respectively. These pins cannot be configured as dedicated inputs in the registered mode.

In **complex mode** pin 1 and pin 11 become dedicated inputs and use the feedback paths of pin 19 and pin 12 respectively. Because of this feedback path usage, pin 19 and pin 12 do not have the feedback option in this mode.

In **simple mode** all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins (pins 15 and 16) will not have the feedback option as these pins are always configured as dedicated combinatorial output.

	Registered	Complex	Simple	Auto Mode Select
ABEL	P16V8R	P16V8C	P16V8AS	P16V8
CUPL	G16V8MS	G16V8MA	G16V8AS	G16V8
LOG/iC	GAL16V8_R	GAL16V8_C7	GAL16V8_C8	GAL16V8
OrCAD-PLD	"Registered"1	"Complex" <sup>1</sup>	"Simple"1	GAL16V8A
PLDesigner	P16V8R <sup>2</sup>	P16V8C <sup>2</sup>	P16V8C <sup>2</sup>	P16V8A
TANGO-PLD	G16V8R	G16V8C	G16V8AS <sup>3</sup>	G16V8

1) Used with Configuration keyword.

2) Prior to Version 2.0 support.

3) Supported on Version 1.20 or later.

Downloaded from Elcodis.com electronic components distributor



#### Absolute Maximum Ratings(1)

Supply voltage V <sub>cc</sub>	–0.5 to +7V
Input voltage applied	
Off-state output voltage applied	
Storage Temperature	–65 to 150°C
Ambient Temperature with	

#### **Recommended Operating Conditions**

#### Commercial Devices:

Ambient Temperature (T <sub>A</sub> )	0 to 75°C
Supply voltage (V <sub>cc</sub> )	
with Respect to Ground	+4.75 to +5.25V

#### **Industrial Devices:**

Ambient Temperature (T <sub>A</sub> )	–40 to 85°C
Supply voltage (V <sub>cc</sub> )	
with Respect to Ground	+4.50 to +5.50V

#### **DC Electrical Characteristics**

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. <sup>3</sup>	MAX.	UNITS
VIL	Input Low Voltage		Vss – 0.5	_	0.8	v
VIH	Input High Voltage		2.0	_	Vcc+1	V
IL1	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} (MAX.)$	—	_	-100	μA
Iн	Input or I/O High Leakage Current	3.5V ≤ VIN ≤ VCC	_	_	10	μA
VOL	Output Low Voltage	$I_{OL} = MAX.$ Vin = VIL or VIH	_	_	0.5	V
Vон	Output High Voltage	$I_{OH} = MAX.$ Vin = VIL or VIH	2.4	_	_	V
OL	Low Level Output Current	L-3/-5 & -7 (Ind. PLCC)	—	—	16	mA
		L-7 (Except Ind. PLCC)/-10/-15/-25	_	_	24	mA
		Q-10/-15/-20/-25				
Юн	High Level Output Current		-	_	-3.2	mA
OS <sup>2</sup>	Output Short Circuit Current	$V_{CC} = 5V$ $V_{OUT} = 0.5V$ $T_{A} = 25^{\circ}C$	-30	_	-150	mA

#### Over Recommended Operating Conditions (Unless Otherwise Specified)

#### COMMERCIAL

Icc	Operating Power	$V_{IL} = 0.5V$ $V_{IH} = 3.0V$	L -3/-5/-7/-10	_	75	115	mA
	Supply Current	ftoggle = 15MHz Outputs Open	L-15/-25		75	90	mA
			Q-10/-15/-25	_	45	55	mA

#### INDUSTRIAL

Icc	Operating Power	<b>V</b> IL = 0.5V <b>V</b> IH = 3.0V	L -7/-10/-15/-25	_	75	130	mA
	Supply Current	ftoggle = 15MHz Outputs Open	Q -20/-25	—	45	65	mA

1) The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

3) Typical values are at Vcc = 5V and  $T_A$  = 25 °C



#### **AC Switching Characteristics**

			CC	ОМ	co	ОМ	СОМ	/IND	
PARAMETER	TEST	TEST	-:	-3		5	-	7	
	COND <sup>1</sup> .	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
<b>t</b> pd	A	Input or I/O to Comb. Output	1	3.5	1	5	1	7.5	ns
<b>t</b> co	Α	Clock to Output Delay	1	3	1	4	1	5	ns
tcf <sup>2</sup>	-	Clock to Feedback Delay	_	2.5	_	3	_	3	ns
<b>t</b> su	-	Setup Time, Input or Feedback before Clock↑	2.5	_	3	_	5	_	ns
<b>t</b> h	-	Hold Time, Input or Feedback after Clock↑	0	-	0	_	0	-	ns
	A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	182	-	142.8	_	100	-	MHz
<b>f</b> max <sup>3</sup>	A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	200	-	166	_	125	-	MHz
	A	Maximum Clock Frequency with No Feedback	250	-	166	_	125	-	MHz
<b>t</b> wh	_	Clock Pulse Duration, High	24	_	34	-	4	_	ns
twl	_	Clock Pulse Duration, Low	24	-	34	-	4	_	ns
ten	В	Input or I/O to Output Enabled	_	4.5	1	6	1	9	ns
	В	OE to Output Enabled	_	4.5	1	6	1	6	ns
<b>t</b> dis	С	Input or I/O to Output Disabled	_	4.5	1	5	1	9	ns
	С	OE to Output Disabled	_	4.5	1	5	1	6	ns

#### **Over Recommended Operating Conditions**

1) Refer to Switching Test Conditions section.

2) Calculated from fmax with internal feedback. Refer to fmax Descriptions section.

3) Refer to fmax Descriptions section. Characterized but not 100% tested.

4) Characterized but not 100% tested.

#### Capacitance ( $T_A = 25^{\circ}C$ , f = 1.0 MHz)

SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C	Input Capacitance	8	pF	$V_{cc} = 5.0V, V_1 = 2.0V$
C <sub>I/O</sub>	I/O Capacitance	8	pF	$V_{\rm CC} = 5.0$ V, $V_{\rm I/O} = 2.0$ V

\*Characterized but not 100% tested.



#### **AC Switching Characteristics**

			COM	/ IND	COM	/IND	IN	ID	СОМ	/IND	
	TEST	DESCRIPTION	-1	-10		-15		-20		-25	
PARAM. COND		DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	МАХ.	MIN.	MAX.	UNITS
<b>t</b> pd	А	Input or I/O to Comb. Output	3	10	3	15	3	20	3	25	ns
<b>t</b> co	А	Clock to Output Delay	2	7	2	10	2	11	2	12	ns
tcf <sup>2</sup>	_	Clock to Feedback Delay	_	6	-	8	_	9	–	10	ns
<b>t</b> su	_	Setup Time, Input or Fdbk before Clk↑	7.5	_	12	_	13	_	15	_	ns
<b>t</b> h	_	Hold Time, Input or Fdbk after Clk↑	0	-	0	-	0	_	0	_	ns
	A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	66.7	-	45.5	-	41.6	_	37	_	MHz
<b>f</b> max <sup>3</sup>	A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	71.4	-	50	-	45.4	_	40	_	MHz
	A	Maximum Clock Frequency with No Feedback	83.3	-	62.5	-	50	_	41.6	_	MHz
<b>t</b> wh	_	Clock Pulse Duration, High	6	_	8	_	10	_	12	_	ns
twi	_	Clock Pulse Duration, Low	6	_	8	_	10	_	12	_	ns
ten	В	Input or I/O to Output Enabled	1	10	_	15	_	18	_	20	ns
	В	OE to Output Enabled	1	10	_	15	_	18	_	20	ns
<b>t</b> dis	С	Input or I/O to Output Disabled	1	10	_	15	_	18	_	20	ns
	С	OE to Output Disabled	1	10	_	15	_	18	-	20	ns

#### **Over Recommended Operating Conditions**

1) Refer to Switching Test Conditions section.

2) Calculated from fmax with internal feedback. Refer to fmax Descriptions section.

3) Refer to fmax Descriptions section. Characterized but not 100% tested.

#### Capacitance ( $T_A = 25^{\circ}C$ , f = 1.0 MHz)


SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C <sub>1</sub>	Input Capacitance	8	pF	$V_{\rm CC} = 5.0$ V, $V_{\rm I} = 2.0$ V
C <sub>I/O</sub>	I/O Capacitance	8	pF	$V_{\rm CC} = 5.0$ V, $V_{\rm VO} = 2.0$ V

\*Characterized but not 100% tested.




## Specifications **GAL16V8**

#### **fmax Descriptions**



fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured tsu and tco.



Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.

## CLK LOGIC ARRAY REGISTER tcf tpd

#### fmax with Internal Feedback 1/(tsu+tcf)

**Note:** tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.

# Switching Test Conditions


Input Rise	GAL16V8D-10 (and slower)	2 – 3ns 10% – 90%		
and Fall Times	GAL16V8D-3/-5/-7	1.5ns 10% – 90%		
Input Timing Re	1.5V			
Output Timing R	1.5V			
Output Load	See figure at right			
3-state levels are	Table 2-0003/16V			

GND to 3.0V

3-state levels are measured 0.5V from steady-state active level.

GAL16V8D (except -3) Output Load Conditions (see figure
above)

Tes	t Condition	R1	R2	C∟		
Α		200Ω	390Ω	50pF		
В	Active High	8	390Ω	50pF		
	Active Low	200Ω	390Ω	50pF		
С	Active High	œ	390Ω	5pF		
	Active Low	200Ω	390Ω	5pF		



\*C  $_{\rm L}$  INCLUDES TEST FIXTURE AND PROBE CAPACITANCE