



## LM48100Q Boomer<sup>®</sup> Audio Power Amplifier Series Mono, 1.3W Audio Power Amplifier with Output Fault **Detection and Volume Control**

### **General Description**

The LM48100Q is a single supply, mono, bridge-tied load amplifier with I<sup>2</sup>C volume control, ideal for automotive applications. A comprehensive output fault detection system senses the load conditions, protecting the device during short circuit events, as well as detecting open circuit conditions.

Operating from a single 5V supply, the LM48100Q delivers 1.3W of continuous output power to an 8 $\Omega$  load with < 1% THD+N. Flexible power supply requirements allow operation from 3.0V to 5.5V. High power supply rejection ratio (PSRR), 74dB at 1kHz, allows the device to operate in noisy environments without additional power supply conditioning.

The LM48100Q features dual audio inputs that can be mixed/ multiplexed to the device output. Each input path has its own independent, 32-step volume control. The mixer, volume control and device mode select are controlled through an I<sup>2</sup>C compatible interface. An open drain FAULT output indicates when a fault has occurred. Comprehensive output short circuit and thermal overload protection prevent the device from being damaged during a fault condition.

A low power shutdown mode reduces supply current consumption to 0.01µA. Superior click and pop suppression eliminates audible transients on power-up/down and during shutdown. The LM48100Q is available in an 14-pin TSSOP package

### **Key Specifications**

<ul> <li>Output Power at V<sub>DD</sub> = 5V,</li> </ul>	
$R_L = 8\Omega$ , THD+N $\leq 1\%$	1.3W (typ)

November 12, 2008


- Quiescent Power Supply Current 6mA (typ) at 5V 74dB (typ)
- PSRR at 1kHz
- 0.01µA (typ) Shutdown current


#### Features

- **Output Fault Detection**
- I<sup>2</sup>C Volume and Mode Control
- Input Mixer/Multiplexer
- -High PSRR
- Individual 32-Step Volume Control
- Short Circuit and Thermal Protection
- Advanced Click-and-Pop Suppression
- Low Power Shutdown Mode
- Available in 14-pin TSSOP Package

### Applications

- Automotive Instrument Clusters
- Hands-free Car Kits
- Medical





## **Ordering Information**

Order Number	Package	Package DWG #	Transport Media	MSL Level	Green Status	Features
LM48100QMHE	14–Lead TSSOP	MXA14A	250 units on tape and	1	NOPB	AECQ-100
	Exposed Pad		reel	I	NOFB	grade 2
LM48100QMH	14–Lead TSSOP	MXA14A	1000 units in rails	4	NOPB	AECQ-100
	Exposed Pad	IVIAA 14A	1000 units in rails	1		grade 2
LM48100QMHX	14–Lead TSSOP	MXA14A	2500 units on tape and	1	NOPB	AECQ-100
	Exposed Pad		reel	I	NOFD	grade 2

LM48100Q

## **Bump Descriptions**

Pin	Pin Name	Description
1	FAULT	Open-Drain output fault flag. FAULT = 0 indicates that a fault condition has occurred.
2	SCL	I <sup>2</sup> C Clock Input
3	SDA	I <sup>2</sup> C Serial Data Input
4	I <sup>2</sup> CV <sub>DD</sub>	I <sup>2</sup> C Interface Power Supply
5	GND	Ground
6	ADR	I <sup>2</sup> C Address Bit. Connect to I <sup>2</sup> CV <sub>DD</sub> to set address bit, B1 = 1. Connect to GND to set address bit B1 = 0
7	OUTA	Non-Inverting Audio Output
8	PGND	Power Ground
9	OUTB	Inverting Audio Output
10	PV <sub>DD</sub>	Output Amplifier Power Supply
11	IN2	Audio Input 2
12	IN1	Audio Input 1
13	BIAS	Bias Bypass
14	V <sub>DD</sub>	Power Supply
_	Exposed Pad	Exposed paddle. Connect to GND.

### Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, continuous (Note 1)	6V
Storage Temperature	–65°C to +150°C
Input Voltage	-0.3V to V <sub>DD</sub> + 0.3V
Power Dissipation (Note 3)	Internally Limited
ESD Rating (Note 4)	2500V
ESD Rating (Note 5)	300V
Junction Temperature	150°C
Thermal Resistance	
θ <sub>JA</sub> (Note 6)	37.8°C/W
θ <sub>JC</sub>	5.2°C/W

Lead Temperature (Soldering 4 sec)

For detailed information on soldering plastic TSSOP and LLP packages, refer to the Packaging Data Book available from National Semiconductor Corporation.

### Operating Ratings (Notes 1, 2)

Temperature Range	
$T_{MIN} \leq T_{A} \leq T_{MAX}$	$-40^{\circ}C \le T_{A} \le +105^{\circ}C$
Supply Voltage	
$V_{DD}$ and $PV_{DD}$	$3.0V \le V_{DD} \le 5.5V$
I <sup>2</sup> C Supply Voltage	
I <sup>2</sup> CV <sub>DD</sub>	$1.8V \le I^2 CV_{DD} \le 5.5V$
	$I^2 CV_{DD} \leq V_{DD}$

## Audio Amplifier Electrical Characteristics V<sub>DD</sub> = 5.0V (Notes 1, 2)

The following specifications apply for Programmable Gain = 0dB,  $R_L = 8\Omega$ , f = 1kHz, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Typical (Note 7)	Room Temp Limits (Note 8)	Extended Temp Limits (Notes 8, 9)	Units (Limits)
I <sub>DD</sub>	Quiescent Power Supply	$V_{IN} = 0V$ , Both channels active $R_{I} = 8\Omega$	4.4	9	10.8	mA (max)
66	Current	$\mathbf{R}_{L} = \infty$	4.2	6	7.9	mA (max)
I <sub>DD</sub>	Diagnostic Mode Quiescent Power Supply Current	Diagnostic Mode Enabled, $R_L = \infty$	12.5	14.5		mA (max)
I <sub>SD</sub>	Shutdown Current	Shutdown Enabled	0.01	1		μA (max)
V <sub>os</sub>	Differential Output Offset Voltage	$V_{IN} = 0V, R_L = 8\Omega$	8.8	50	75	mV (max)
T <sub>WU</sub>	Wake-Up Time	Time from shutdown to audio available	11.6	50		ms (max)
A <sub>V</sub>	Gain	Minimum Gain Setting	-54	±1.0	±2.0	dB (max) dB (min)
Av Gain	Gam	Maximum Gain Setting	18	±1.0	±1.0	dB (max) dB (min)
Mute	Mute Attenuation		-80	-77	-74	dB (max)
D		A <sub>V</sub> = 18dB	12.5	11.5 13.5		k $\Omega$ (min) k $\Omega$ (max)
R <sub>IN</sub>	Input Resistance	$A_V = -54 dB$	110	98 120	89 130	k $\Omega$ (min) k $\Omega$ (max)
Po	Output Power	R <sub>L</sub> = 8Ω, f = 1kHz THD+N = 10%	1.6			W
0		THD+N = 1%	1.3	1.05	0.96	W (min)
THD+N	Total Harmonic Distortion + Noise	$P_{O} = 850 \text{mW}, \text{ f} = 1 \text{ kHz}, \text{ R}_{L} = 8\Omega$	0.04			%
	Power Supply Rejection	$V_{RIPPLE} = 200 mV_{P-P}$ Sine, Inputs AC GN	s AC GND, $C_{IN}$ = 1µF, input referred, $C_{BIA}$			= 2.2µF
PSRR	Ratio	f = 217Hz f = 1kHz	79 74	66	63	dB (min) dB
SNR	Signal-to-Noise-Ratio	P <sub>OUT</sub> = TBDmW, f = 1kHz	104			dB
∈os	Output Noise	A <sub>V</sub> = 0dB, A-weighted Filter	12			μV
IOUT(FAULT)	FAULT Output Current	FAULT = 0, V <sub>OUT(FAULT)</sub> = 0.4V	3			mA

LM48100Q

260°C

	Parameter					
Symbol			Typical (Note 7)	Room Temp Limits (Note 8)	Extended Temp Limits (Notes 8, 9)	Units (Limits)
R <sub>FAULT</sub>	Output to Supply Short Circuit Detection Threshold	Short between either OUTA to $V_{DD}$ or GND, or OUTB to $V_{DD}$ or GND Short Circuit Open Circuit		3 7.5	3 7.5	kΩ (min) kΩ (max)
R <sub>FAULT</sub>	Output to Supply Short Circuit Detection Threshold	Short between both OUTA and OUTB to $V_{DD}$ or GND Short Circuit Open Circuit		6 15		kΩ (min) kΩ (max)
R <sub>OPEN</sub>	Open Circuit Detection Threshold	Open circuit between OUTA and OUTB		100 200		$\Omega$ (min) $\Omega$ (max)
R <sub>SHT</sub>	Output to Output Short Circuit Detection Threshold	Short circuit between OUTA and OUTB		2 6		$\Omega$ (min) $\Omega$ (max)
I <sub>SHTCKT</sub>	Short Circuit Current Limit		1.47	1.67	2	A (max)
T <sub>SD</sub>	Thermal Shutdown Threshold		170			°C
t <sub>DIAG</sub>	Diagnostic Time		58			ms

Audio Amplifier Electrical Characteristics  $V_{DD} = 3.6V$  (Notes 1, 2) The following specifications apply for Programmable Gain = 0dB,  $R_L = 8\Omega$ , f = 1kHz, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Typical (Note 7)	Room Temp Limits (Note 8)	Extended Temp Limits (Notes 8, 9)	Units (Limits)
I <sub>DD</sub>	Quiescent Power Supply Current	$V_{IN} = 0V$ , Both channels active $R_L = 8\Omega$ $R_L = \infty$	3.8 3.6	8.5 5	10.8 7	mA (max) mA (max)
I <sub>DD</sub>	Diagnostic Mode Quiescent Power Supply Current	Diagnostic Mode Enabled	11.7	14.5		mA (max)
I <sub>SD</sub>	Shutdown Current	Shutdown Enabled	0.01	1		µA (max)
V <sub>OS</sub>	Differential Output Offset Voltage	$V_{IN} = 0V, R_L = 8\Omega$	8.8	50	76	mV (max)
Τ <sub>WU</sub>	Wake-Up Time	Time from shutdown to audio available	11.5	50		ms (max)
٨		Minimum Gain Setting	-54	±1		dB (max) dB (min)
A <sub>V</sub>	Gain	Maximum Gain Setting	18	±1		dB (max) dB (min)
Mute	Mute Attenuation		-79	-77		dB (max)
D	Input Desistance	A <sub>V</sub> = 18dB	12.5	11.5 13.5		$k\Omega$ (min) $k\Omega$ (max)
R <sub>IN</sub>	Input Resistance	$A_V = -54 dB$	110	98 120	89 135	$k\Omega$ (min) $k\Omega$ (max)
P <sub>o</sub>	Output Power	R <sub>L</sub> = 8Ω, f = 1kHz THD+N = 10% THD+N = 1%	820 660	480		mW mW (min)
THD+N	Total Harmonic Distortion + Noise	$P_0 = 400 \text{mW}, \text{ f} = 1 \text{kHz}, \text{ R}_L = 8\Omega$	0.04			% (max)

Symbol	Parameter	Conditions	Typical (Note 7)	Room Temp Limits (Note 8)	Extended Temp Limits (Notes 8, 9)	Units (Limits)
	Power Supply Rejection	$V_{RIPPLE} = 200 mV_{P-P}$ Sine, Inputs AC GND	D, C <sub>IN</sub> = 1µ	F, input re	eferred, C <sub>BIAS</sub> :	= 2.2µF
PSRR	Ratio	f = 217Hz f = 1kHz	78 75	66	60	dB (min) dB
SNR	Signal-to-Noise-Ratio	P <sub>OUT</sub> = TBDmW, f = 1kHz	106			dB
∈ <sub>OS</sub>	Output Noise	A <sub>V</sub> = 0dB, A-weighted Filter	12.5			μV
IOUT(FAULT)	FAULT Output Current	$\overline{\text{FAULT}} = 0, V_{\text{OUT}(\overline{\text{FAULT}})} = 0.4V$	3			mA
R <sub>FAULT</sub>	Output to Supply Short Circuit Detection Threshold	Short between either OUTA to $V_{DD}$ or GND, or OUTB to $V_{DD}$ or GND Short Circuit Open Circuit		3 7.5		kΩ (min) kΩ (max)
R <sub>fault</sub>	Output to Supply Short Circuit Detection Threshold	Short between both OUTA and OUTB to V <sub>DD</sub> or GND Short Circuit Open Circuit		6 15		kΩ (min) kΩ (max)
R <sub>OPEN</sub>	Open Circuit Detection Threshold	Open circuit between OUTA and OUTB		100 200		$\Omega$ (min) $\Omega$ (max)
R <sub>SHT</sub>	Output to Output Short Circuit Detection Threshold	Short circuit between OUTA and OUTB		2 6		$\Omega$ (min) $\Omega$ (max)
І <sub>знтскт</sub>	Short Circuit Current Limit		1.43			А
T <sub>SD</sub>			170			°C
t <sub>DIAG</sub>	Diagnostic Time		63			ms

## I<sup>2</sup>C Interface Characteristics $V_{DD} = 5V$ , 2.2V $\leq I^2CV_{DD} \leq 5.5V$ (Notes 1, 2)

The following specifications apply for  $A_V = 0$ dB,  $R_L = 8\Omega$ , f = 1kHz, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LN	11	
			Typical (Note 7)	Limits (Note 8)	Units (Limits)
t <sub>1</sub>	SCL period			2.5	µs (min)
t <sub>2</sub>	SDA Setup Time			100	ns (min)
t <sub>3</sub>	SDA Stable Time			0	ns (min)
t <sub>4</sub>	Start Condition Time			100	ns (min)
t <sub>5</sub>	Stop Condition Time			100	ns (min)
t <sub>6</sub>	SDA Data Hold Time			100	ns (min)
VIH	Logic High Input Threshold			0.7 x I <sup>2</sup> CV <sub>DD</sub>	V (min)
V <sub>IL</sub>	Logic Low Input Threshold			0.3 x I <sup>2</sup> CV <sub>DD</sub>	V (max)

## **I**<sup>2</sup>**C Interface Characteristics** $V_{DD} = 5V$ , **1.8** $V \le I^2 C V_{DD} \le 2.2V$ (Notes 1, 2) The following specifications apply for $A_V = 0$ dB, $B_L = 8\Omega$ , f = 1kHz, unless otherwise specified. Limits apply for $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LN	Unito	
			Typical (Note 7)	Limits (Note 8)	Units (Limits)
t <sub>1</sub>	SCL period			2.5	µs (min)
t <sub>2</sub>	SDA Setup Time			250	ns (min)
t <sub>3</sub>	SDA Stable Time			0	ns (min)
t <sub>4</sub>	Start Condition Time			250	ns (min)
t <sub>5</sub>	Stop Condition Time			250	ns (min)

Symbol	Parameter	Conditions	LN	11	
			Typical (Note 7)	Limits (Note 8)	Units (Limits)
t <sub>6</sub>	SDA Data Hold Time			250	ns (min)
V <sub>IH</sub>	Logic High Input Threshold			0.7 x l <sup>2</sup> CV <sub>DD</sub>	V (min)
V <sub>IL</sub>	Logic Low Input Threshold			0.3 x I <sup>2</sup> CV <sub>DD</sub>	V (max)

**Note 1:** "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: The *Electrical Characteristics* tables list guaranteed specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not guaranteed.

**Note 3:** The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$  or the number given in *Absolute Maximum Ratings*, whichever is lower.

Note 4: Human body model, applicable std. JESD22-A114C.


Note 5: Machine model, applicable std. JESD22-A115-A.

Note 6:  $\theta_{JA}$  measured with a 4 layer JEDEC board.

Note 7: Typical values represent most likely parametric norms at  $T_A = +25^{\circ}C$ , and at the *Recommended Operation Conditions* at the time of product characterization and are not guaranteed.


Note 8: Datasheet min/max specification limits are guaranteed by test or statistical analysis.


Note 9: Min/max specification limits guaranteed for  $T_A = -40^{\circ}C$  to  $105^{\circ}C$ .



LM48100Q







**Power Dissipation vs Output Power** 

## **Application Information**

#### WRITE-ONLY I<sup>2</sup>C COMPATIBLE INTERFACE

The LM48100Q is controlled through an I<sup>2</sup>C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM48100Q and the master can communicate at clock rates up to 400kHz. Figure 2 shows the I<sup>2</sup>C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM48100Q is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition (Figure 3). Each data word, device address and data, transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse (Figure 4). The LM48100Q device address is 111110X, where X is determined by ADR (Table 2). ADR = 1 sets the device address to 1111101. ADR = 0 sets the device address to 1111100.


#### I<sup>2</sup>C BUS FORMAT

The I<sup>2</sup>C bus format is shown in Figure 4. The START signal, the transition of SDA from HIGH to LOW while SCL is HIGH,

is generated, alerting all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/W bit. R/W = 0 indicates the master is writing to the slave device, RW = 1 indicates the master wants to read data from the slave device. Set R/W = 0; the LM48100Q is a WRITE-ONLY device and will not respond the R/W = 1. The data is latched in on the rising edge of the clock. Each address bit must be stable while SCL is HIGH. After the last address bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM48100Q receives the correct address, the device pulls the SDA line low, generating an acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register data word is sent, the LM48100Q sends another ACK bit. Following the acknowledgement of the register data word, the master issues a STOP bit, allowing SDA to go high.



www.national.com

BIT NAME VALUE

SCL

SDA START

ADR = 0

ADR = 1

MSB

B7

1

1

DEVICE ADDRESS

**B**6

1

1

LSB

**B**5

1

1

R/W

B0, B1	RESERVED	0	Unused
B2		0	IN1 Input unselected
	INPUT_1	1	IN1 Input selected
В3	INPUT_2	0	IN2 Input unselected
		1	IN2 Input selected
B4	POWER_ON	0	Device Disabled
		1	Device Enabled

## 1 TABLE 2. I<sup>2</sup>C Control Registers

Register Address	Register Name	B7	B6	B5	B4	B3	B2	B1	В0
0	MODE CONTROL	0	0	0	POWER_ON	INPUT_2	INPUT_1	0	0
1	DIAGNOSTIC CONTROL	0	0	1	DG_EN	DG_CONT	DG_RESET	ILIMIT	0
2	FAULT DETECTION CONTROL	0	1	0	TSD	OCF	RAIL_SHT	OUTPUT _OPEN	OUTPUT _SHORT
3	VOLUME CONTROL 1	0	1	1	VOL1_4	VOL1_3	VOL1_2	VOL1_1	VOL1_0
4	VOLUME CONTROL 2	1	0	0	VOL2_4	VOL2_3	VOL2_2	VOL_2	VOL2_0

**TABLE 3. Mode Control Registers** 

## **TABLE 1. Device Address**

Β4

1

FIGURE 4. Example Write Sequence

ACK

MSB

**B**3

1

1

REGISTER DATA

**B**2

0

0

LSB

**B1** 

0

1

DESCRIPTION

ACK

B0 R/W

0

0

STOP 300758e2

#### DIAGNOSTIC CONTROL

The LM48100Q output fault diagnostics are controlled through the I<sup>2</sup>C interface. When power is initially applied to the device, the LM48100Q initializes, performing the full diagnostic sequence; output short to  $V_{DD}$  and GND, outputs shorted together, and no load condition, is performed. The device remains in shutdown while the initial diagnostic check is performed. Any I<sup>2</sup>C commands written to the device during this time are stored and implemented once the diagnostic check is complete. The initial diagnostic sequence can be terminated by setting DG\_RESET = 1.

The Diagnostic Control register, register 1, controls the LM48100Q diagnostic process. Bit B4, DG\_EN, enables the output fault detection. Set DG\_EN = 1 to enable the output diagnostic test sequence. The LM48100Q treats the DG\_EN bit as rising-edge-sensitive; once DG\_EN = 1 is clocked into the device, the diagnostic test is performed. If the LM48100Q is in one-shot mode, once the test sequence is performed, the DG\_EN bit is ignored and the test sequence will not be run again. Cycle DG\_EN from high-to-low-to-high to re-enable the one-shot diagnostic test sequence.

In continuous diagnostic mode, the test sequence is repeated until either a fault condition occurs, DG\_RESET is cycled, or the device is taken out of continuous diagnostic mode. Set DG CONT = 1 before setting DG EN = 1 to initiate a continuous diagnostic. Set DG-CONT = 0 to disable continuous diagnostic mode. When the device is active and DG\_EN = 0, the LM48100Q does not perform the output short, or no load diagnostics, however, the thermal overload and output over current protection circuitry remains active, and disables the device should a thermal or over-current fault occur. The initial diagnostic operation when power is applied to the device occurs regardless of the state of DG\_EN. The LM48100Q output fault detection can be set to either continuous mode where the output diagnostic occurs every 60ms, or a one-shot mode. Set bit B3 (DG\_CONT) to 1 for continuous mode, set B3 = 0 for one-shot mode.

Bit B2, DG\_RESET, restores the LM48100Q to normal operation after an output fault is detected. Toggle DG\_RESET to re-enable the device outputs and set FAULT high.

#### **TABLE 4. Diagnostic Control Register**

BIT	NAME	VALUE	DESCRIPTION
B0	RESERVED	0	Unused
		0	Fixed output current limit
B1	ILIMIT	1	Supply dependent output
		•	current limit
			Normal operation. FAULT
	DG _RESET	0	remains low and device is
			disabled once a fault
B2			occurs.
		1	Reset FAULT output.
			Device returns to pre-fault
			operation.
B3	DG	0	One shot diagnostic
53	_CONT	1	Continuous diagnostic
B4		0	Disable diagnostic
В4	DG_EN	1	Enable diagnostic

#### FAULT DETECTION CONTROL REGISTER

The LM48100Q output fault tests are individually controlled through the Fault Detection Control register, register 2. Setting any of the bits in the Fault Detection Control register to 1 causes the FAULT circuitry to ignore the associated test. For example, if B2 (RAIL\_SHT) = 1 and the output is shorted to  $V_{DD}$ , the FAULT output remains high. Although the FAULT circuitry ignores the selected test, the LM48100Q protection circuitry remains active, and disables the device. This feature is useful for diagnosing which fault caused a FAULT condition.

If DG\_EN = 1, and a diagnostic sequence is initiated, all the tests are performed regardless of their state in the Fault Detection Control register. If DG\_EN = 0, the RAIL\_SHT, OUTPUT\_OPEN and OUTPUT\_SHT tests are not performed, however, the thermal overload and output over-current detection circuitry remains active.

BIT	NAME	VALUE	DESCRIPTION														
	OUTPUT	0	Normal operation														
B0		1	Ignore output short circuit fault (outputs shorted together)														
B1	OUTPUT	0	Normal operation														
ы	_OPEN	1	Ignore output short circuit fault														
	RAIL _SHT	0	Normal operation														
B2		1	Ignore output short to V <sub>DD</sub> or GND fault														
B3	OVF	0	Normal operation														
63		OVF	OVF	OVF	OVF	UVF	UVF	OVF	1	Ignore output over-current fault							
B4	TSD	0	Normal operation														
64	130	1	Ignore thermal overload fault														

LM48100Q

#### **GENERAL AMPLIFIER FUNCTION**

#### **Bridge Configuration Explained**

The LM48100Q is designed to drive a load differentially, a configuration commonly referred to as a bridge-tied load (BTL). The BTL configuration differs from the single-ended configuration, where one side of the load is connected to ground. A BTL amplifier offers advantages over a single-ended device. By driving the load differentially, the output voltage is doubled, compared to a single-ended amplifier under similar conditions. This doubling of the output voltage leads to a guadrupling of the output power. For example, the theoretical maximum output power for a single-ended amplifier driving  $8\Omega$  and operating from a 5V supply is 158mW, while the theoretical maximum output power for a BTL amplifier operating under the same conditions is 633mW. Since the amplifier outputs are both biased about  $V_{DD}/2$ , there is no net DC voltage across the load, eliminating the DC blocking capacitors required by single-ended, single-supply amplifiers.

#### Input Mixer/Multiplexer

The LM48100Q features an input mixer/multiplexer controlled through the I<sup>2</sup>C interface. The mixer/multiplexer allows either input, or the combination of both inputs to appear at the device output. Bits B2 (INPUT\_1) and B3 (INPUT\_2) of the Mode Control Register select the individual input channels. Set INPUT\_1 = 1 to select the audio signal on IN1. Set INPUT\_2 = 1 to select the audio signal on IN2. Setting both INPUT\_1 and INPUT\_2 = 1 mixes V<sub>IN1</sub> and V<sub>IN2</sub>, and the LM48100Q outputs the result as a mono signal (Table 7).

TABLE 6.	Input	Multiplexer	Control
TADEE V.	mpac	manuplexer	00110101

INPUT_1	INPUT_2	LM48100Q OUTPUT
0	0	MUTE. No input selected
1	0	IN1 ONLY
0	1	IN2 ONLY
1	1	IN1 + IN2

#### **OUTPUT FAULT DETECTION**

#### Output Short to Supplies (V<sub>DD</sub> or GND)

With a standard speaker load (6 $\Omega$  - 100 $\Omega$ ) connected between OUTA and OUTB, the LM48100Q can detect a short between the outputs and either  $V_{DD}$  or GND. A short is detected if the impedance between either OUTA or OUTB and  $V_{DD}$  or GND is less than  $3k\Omega$ . A short is also detected if the impedance between BOTH OUTA and OUTB and either  $V_{DD}$  or GND is less than  $6k\Omega$ . Under either of these conditions, the amplifier outputs are disabled and FAULT is driven low. No short is detected if the impedance between either output and  $V_{DD}$  or GND is greater than 7.5k $\Omega$ . Likewise, no short is

detected if the impedance between BOTH outputs and  $V_{\text{DD}}$  or GND is greater than 15k $\Omega.$ 

#### **Output Short Circuit and Open Circuit Detection**

The LM48100Q can detect whether the amplifier outputs have been shorted together or, an output open circuit condition has occurred. An output short circuit is detected if the impedance between OUTA and OUTB is less than  $2\Omega$ . An open circuit is detected if the impedance between OUTA and OUTB is greater than 200 $\Omega$ . Under either of these conditions, the amplifier outputs are disabled and FAULT is driven low. The device remains in normal operation if the impedance between OUTA and OUTB is in the range of  $6\Omega$  to  $100\Omega$ . The output open circuit test is only performed during the initial diagnostic sequence during power up, or when DG\_ENABLE is set to 1.

#### **Output Over-Current Detection**

The LM48100Q has two over current detection modes, a fixed current limit, and a supply dependent current limit. Bit B1 (ILIMIT) of the Diagnostic Control Register selects the overcurrent detection mode. Set ILIMIT = 0 to select a fixed current limit of 1.47A (typ). Set ILIMIT = 1 to select the supply dependent current limit mode. In supply dependent mode, the current limit is determined by equation (1):

$$I_{SHTCKT} = 0.264 \text{ x } V_{DD}$$
 (A) (1)

If the output current exceeds the current limit, the device outputs are disabled and  $\overline{FAULT}$  is driven low. The output overcurrent detection circuitry remains active when the diagnostics have been disabled (DG\_EN = 0).

#### **Thermal Overload Detection**

The LM48100Q has thermal overload threshold of  $170^{\circ}$ C (typ). If the die temperature exceeds  $170^{\circ}$ C, the outputs are disabled and FAULT is driven low. The thermal overload detection circuitry remains active when the diagnostics have been disabled (DG\_EN = 0).

#### OPEN FAULT OUTPUT

The LM48100Q features an open drain, fault indication output,  $\overrightarrow{FAULT}$ , that asserts when a fault condition is detected by the device.  $\overrightarrow{FAULT}$  goes low when either an output short, output open, over current, or thermal overload fault is detected, and the diagnostic test is not ignored, see *FAULT DE*-*TECTION CONTROL* section.  $\overrightarrow{FAULT}$  remains low even after the fault condition has been cleared and the diagnostic tests are repeated. Toggle DG\_RESET to clear  $\overrightarrow{FAULT}$ .

Connect a 1.5k  $\Omega$  or higher pull-up resistor between FAULT and V\_{DD}.

#### VOLUME CONTROL

#### **TABLE 7. Volume Control**

Volume Step	VOL4	VOL3	VOL2	VOL1	VOL0	Gain (dB)
1	0	0	0	0	0	-80
2	0	0	0	0	1	-54
3	0	0	0	1	0	-40.5
4	0	0	0	1	1	-34.5
5	0	0	1	0	0	-30
6	0	0	1	0	1	-27
7	0	0	1	1	0	-24
8	0	0	1	1	1	-21
9	0	1	0	0	0	–18
10	0	1	0	0	1	–15
11	0	1	0	1	0	-13.5
12	0	1	0	1	1	–12
13	0	1	1	0	0	-10.5
14	0	1	1	0	1	-9
15	0	1	1	1	0	-7.5
16	0	1	1	1	1	-6
17	1	0	0	0	0	-4.5
18	1	0	0	0	1	-3
19	1	0	0	1	0	-1.5
20	1	0	0	1	1	0
21	1	0	1	0	0	1.5
22	1	0	1	0	1	3
23	1	0	1	1	0	4.5
24	1	0	1	1	1	6
25	1	1	0	0	0	7.5
26	1	1	0	0	1	9
27	1	1	0	1	0	10.5
28	1	1	0	1	1	12
29	1	1	1	0	0	13.5
30	1	1	1	0	1	15
31	1	1	1	1	0	16.5
32	1	1	1	1	1	18

LM48100Q

#### SHUTDOWN FUNCTION

The LM48100Q features an I<sup>2</sup>C selectable low power shutdown mode that disables the device, reducing quiescent current consumption to  $0.01\mu$ A. Set bit B4 (POWER\_ON) in the Mode Control Register to 0 to disable the device. Set B0 to 1 to enable the device.

#### POWER DISSIPATION

The increase in power delivered by a BTL amplifier leads to a direct increase in internal power dissipation. The maximum power dissipation for a BTL amplifier for a given supply voltage and load is given by equation (2):

$$P_{DMAX} = 4 \times V_{DD}^2 / 2\pi^2 R_1 \quad (Watts) \tag{2}$$

The maximum power dissipation of the TSSOP package is calculated by equation (3):

$$P_{DMAX (PKG)} = T_{JMAX} - T_A / \theta_{JA} (Watts)$$
(3)

where  $T_{JMAX}$  is 150°C,  $T_A$  is the ambient temperature and  $\theta_{JA}$  is the thermal resistance specified in the *Absolute Maximum Ratings*.

If the power dissipation for a given operating condition exceeds the package maximum, either decrease the ambient temperature, increase air flow, add heat sinking to the device, or increase the load impedance and/or supply voltage. The LM48100Q TSSOP package features an exposed die attach pad (DAP) that can be used to increase the maximum power dissipation of the package, see *Exposed DAP Mounting Considerations*.

The LM48100Q features thermal overload protection that disables the amplifier output stage when the die temperature exceeds +170°C. See the *Thermal Overload Detection* section.

#### PROPER SELECTION OF EXTERNAL COMPONENTS

#### Power Supply Bypassing/Filtering

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the device as possible. Place a 1µF ceramic capacitor from  $V_{DD}$  to GND. Additional bulk capacitance may be added as required.

#### Input Capacitor Selection

Input capacitors may be required for some applications, or when the audio source is single-ended. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM48100Q. The input capacitors create a high-pass filter with the input resistors  $R_{IN}$ . The -3dB point of the high-pass filter is found using Equation (4) below.

$$f = 1 / 2\pi R_{IN}C_{IN} \quad (Hz)$$

Where the value of  $\mathsf{R}_{\mathsf{IN}}$  is given in the *Electrical Characteristics Table*.

High pass filtering the audio signal helps protect the speakers. When the LM48100Q is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved PSRR.

#### **Bias Capacitor Selection**

The LM48100Q internally generates a  $V_{DD}/2$  common-mode bias voltage. The BIAS capacitor  $C_{\text{BIAS}}$ , improves PSRR and THD+N by reducing noise at the BIAS node. Use a 2.2µF ceramic placed as close to the device as possible.

## **PCB Layout Guidelines**

Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace resistance between the LM48100Q and the load results in decreased output power and efficiency. Trace resistance between the power supply and ground has the same effect as a poorly regulated supply, increased ripple and reduced peak output power. Use wide traces for power supply inputs and amplifier outputs to minimize losses due to trace resistance, as well as route heat away from the device. Proper grounding improves audio performance, minimizes crosstalk between channels and prevents digital noise from interfering with the audio signal. Use of power and ground planes is recommended.

Place all digital components and route digital signal traces as far as possible from analog components and traces. Do not


run digital and analog traces in parallel on the same PCB layer. If digital and analog signal lines must cross either over or under each other, ensure that they cross in a perpendicular fashion.

## Exposed Dap Mounting Considerations

The LM48100Q TSSOP-EP package features an exposed die-attach (thermal) pad on its backside. The exposed pad provides a direct heat conduction path from the die to the PCB, reducing the thermal resistance of the package. Connect the exposed pad to GND with a large pad and via to a large GND plane on the bottom of the PCB for best heat distribution.


## LM48100QTL Demoboard Bill of Materials

Designator	Quantity	Description	
C1	1	10µF ±10% 16V Tantalum Capacitor (B Case) AVX TPSB106K016R0800	
C2	1	1µF ±10% 16V X7R Ceramic Capacitor (603) Murata GRM188R71C105KA12D	
C3, C5	2	0.1µF ±10% 16V X7R Ceramic Capacitor (603) Murata GRM188R71C104KA01D Panasonic ECJ-1VB1C104K	
C4	1	2.2 μF ±10% 16V X7R Ceramic Capacitor (603) Murata GRM188R71A225KE15D	
C6, C7	2	0.1µF ±10% 50V X5R Ceramic Capacitor (1206) Murata GRM319R71H104KA01D	
R1, R2	2	$5k\Omega \pm 5\%$ 1/10W Thick Film Resistor (603) Vishay CRCW06035R1KJNEA	
R3	1	$1.5k\Omega \pm 5\%$ 1/10W Thick Film Resistor (603) Vishay CRCW06031K50JNEA	
J2	1	16-Pin Boardmount Socket 3M 8516-4500JL	
JU1	1	3-Pin Header	
JU2–JU12	11	2 Pin Header	
LM48100QMH	U1	LM48100QMH (14-Pin TSSOP-EP)	




## PC Board Layout

LM48100Q



I	Revision History					
	Rev	Date	Description			
	1.0	10/14/08	Initial release.			
	1.01	10/20/08	Text edits.			
	1.02	11/07/08	Added a column (Limits) in the Electrical tables.			
	1.03	11/12/08	Text edits.			



Notes

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	Solar Magic®	www.national.com/solarmagic	
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com

N

National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com