Evaluation Board for the AD9830 Direct Digital Synthesizer EVAL-AD9830EB

## FEATURES

Full-Featured Evaluation Board for the AD9830 Various Linking Options
PC Software for Control of AD9830

## INTRODUCTION

This Application $N$ ote describes the evaluation board for the AD 9830 D irect Digital Synthesizer (DDS). The AD 9830 is a numerically controlled oscillator employing a phase accumulator, a sine look-up table and a 10-bit D/A converter. T he part can be operated with clock frequencies up to 50 MHz . Both phase modulation and frequency modulation can be performed with the AD 9830. Full data on the AD 9830 is available in the AD 9830 datasheet available from Analog Devices and should be consulted in conjunction with this Application N ote when using the evaluation board.
The evaluation board interfaces to the parallel port of an IBM compatible PC. Software is available with the evaluation board which allows the user to easily program the AD 9830.

Components on the AD 9830 Evaluation Board include a 50 MHz oscillator which provides the MCLK for the AD 9830 . The user can remove this oscillator, if required, and drive the AD 9830 with a different clock oscillator or an external clock
source via a BN C connector. Latches (74H C 574) are also on the board, these latches being used to hold the 16-bit data word being written from the PC to the AD 9830.

## OPERATING THE AD9830 EVALUATION BOARD

## Power Supplies

This evaluation board has two analog power supply inputs: AVDD and $A G N D$. AVDD equals +5 V and is used to provide the AVDD for the AD 9830. DGND and DVDD connections are also available. The DVDD is used to provide the DVDD for the AD 9830, the 50 MHz oscillator and the DVDD for the logic chips. DGND and AGND are connected at the AD 9830. Therefore, it is recommended not to connect AGND and DGND elsewhere in the system.
All power supplies are decoupled to ground. AVDD and DVDD are decoupled using $10 \mu \mathrm{~F}$ tantalum capacitors and $0.1 \mu \mathrm{~F}$ ceramic capacitors at the input to the evaluation board. The power supplies are again decoupled using $0.1 \mu \mathrm{~F}$ capacitors at the AD 9830, the crystal and the logic.

Evaluation B oard Setup


## EVAL-AD9830EB

## Link and Switch Options

There are five link options which must be set for the required operating setup before using the evaluation board. The functions of these options are outlined below.

## Link No. Function

LK 1 The PSEL1 input can be controlled by the user via a BNC connector or, alternatively, by switch SW.
When LK 1 is arranged so that PSEL 1 is connected to SW , the user can control the PSEL1 signal using the double throw switch.
Alternatively, PSEL 1 can be tied to a BNC connector by altering LK 1 so that the user can provide the PSEL1 control from a logic source.

LK2 The PSELO input can be controlled by the user via a BNC connector or, alternatively, by switch SW . When LK 2 is arranged so that PSELO is connected to SW, the user can control the PSELO signal using the double throw switch.
Alternatively, PSELO can be tied to a BNC connector by altering LK 2 so that the user can provide the PSELO control from a logic source
LK3 The FSELECT input can be controlled by the user via a BNC connector or, alternatively, by switch SW When LK 3 is arranged so that FSELECT is connected to SW, the user can control the FSELECT signal using the double throw switch.
Alternatively, FSELECT can be tied to a BNC connector by altering LK 3 so that the user can provide the FSELECT control from a logic source.

LK 4 is used to place the AD 9830 in sleep mode.
When LK 4 is connected so that SLEEP is tied to DGND, the AD 9830 is placed in sleep mode whereby the AD 9830's internal clocks, REFOUT and the DAC are disabled.
When LK 4 is connected so that $\overline{\text { SLEEP }}$ is tied to DVDD, the AD 9830 is powered up.
LK 5
The reference to the AD 9830 can be provided by the on-board reference, which is available at REFOUT, or an external reference of nominal value 1.21 V can be used. When LK 5 is closed, the on-board reference is used. When this link is opened, REFIN is disconnected from REFOUT and the reference can be provided by the user via a BNC connector.

## EVAL-AD9830EB

## SET-UP CONDITIONS

C are should be taken before applying power and signals to the evaluation board to ensure that all link positions are as per the required operating mode. Table 1 shows the position in which all the links are set when the evaluation board is sent out.

Table 1. Initial Link and Switch Positions

| Link No. <br> LK 1 | Function <br> LK1 is arranged so that PSEL1 is tied to SW. |
| :---: | :---: |
| LK2 | LK2 is arranged so that PSEL 0 is tied to SW. |
| LK 3 | LK 3 is arranged so that FSELECT is tied to SW. |
| LK 4 | LK 4 is connected so that $\overline{\text { SLEEP }}$ is tied to DVDD and, hence, the AD 9830 is powered up. |
| LK 5 | REFOUT is tied to REFIN. |
| SW | All the SW switches are arranged so that DVDD is selected. |

EVALUATION BOARD INTERFACING
Interfacing to the evaluation board is via a 36 -way centronics female connector, J1. The pinout for the J1 connector is shown in Figure 1 and its pin designations are given in T able 2.


Figure1. Pin Configuration for the 36-Way Connector, J1.

## 36-Way Connector Pin Description

DGND Digital Ground. These lines are connected to the digital ground plane on the evaluation board.

DB0-DB7 Data Bit 0 to Data Bit 7. Data transfers from the PC are 8 bits wide. Therefore, the 16 bit word is split into two 8 bit words. For each write operation, there are 3 transfers of data from the PC: the 8 M SBs of the 16 bit word, the 8 LSBs of the 16 bit word and the address data to bits A0, A1 and A2. The AD 9830 accepts CM OS logic.
When the 8 MSBs of the 16 bit word are written to the evaluation board from the PC, the word is held in a latch, a 74 HC 574 latch. This latch latches in the data on the rising edge of the CK signal. The LOAD signal provides this rising edge.
The 8 LSBs of the 16 bit word are held in the latch U3. The rising CK edge to this part is provided by LATCH
Write. This is an active low logic input which is used to write the digital data to the AD 9830. When the address bits A0, A1 and A2 are being written to, the $\overline{\mathrm{WR}}$ signal is generated also. On the rising edge of WR, the AD 9830 reads in the 16 bit word from the 74 H C 574 latches along with the address values.
$\overline{\text { RESET }}$
Reset. When $\overline{\text { RESET }}$ is taken low, the AD 9830 is reset. On reset, the phase accumulator is reset to zero.

## EVAL-AD9830EB

Table 2. 36-Way Connector Pin Funtions

| PIN NO. | MNEMONIC |
| :--- | :--- |
| 1 | LATCH |
| 2 | D0 |
| 3 | D1 |
| 4 | D2 |
| 5 | D3 |
| 6 | D4 |
| 7 | D5 |
| 8 | D6 |
| 9 | D7 |
| 14 | RESET |
| 19 | DGND |
| 20 | DGND |
| 21 | DGND |
| 22 | DGND |
| 23 | DGND |
| 24 | DGND |
| 25 | DGND |
| 26 | DGND |
| 27 | DGND |
| 28 | DGND |
| 29 | DGN |
| 31 | DGND |
| 36 |  |

N ote: The remainder of the pins on the 36 -way connector are no connects.

## SOCKETS

There are seven sockets relevant to the operation of the AD 9830 on this evaluation board. The function of these sockets is outlined in T able 3.

Table 3. Socket Functions
Socket Function
SM B1 Sub-M iniature BNC Socket for PSEL 1.
SM B2 Sub-M iniature BNC Socket for PSEL 0 .
SM B3 Sub-M iniature BNC Socket for FSELECT.
SM B4 Sub-M iniature BNC Socket for the M CLK input.

SM B5 Sub-M iniature BN C Socket for REFIN.
SM B6 Sub-M iniature BNC Socket for IOUT.
SM B7 Sub-M iniature BN C Socket for $\overline{\text { IOUT }}$

CONNECTORS
There are three connectors on the AD 9830 evaluation board as outlined in T able 4.

Table 4. Connector Functions
Connector Functions
J1 36-W ay Centronics C onnector.
$12 \quad$ PCB M ounting Terminal Block. The Digital
Power Supply to the Evaluation Board is provided via this Connector.
PCB M ounting T erminal Block. The A nalog Power Supply to the Evaluation Board is provided via this Connector.

## SWITCHES

There is one switch on the AD 9830 evaluation board. T his switch is a double throw, end stackable switch. This switch can be used to control the FSELECT, PSELO and PSEL1 inputs.

## SOFTWARE DESCRIPTION

Included in the EVAL-AD 9830EB evaluation board package is a PC-compatible disk which contains software for controlling the AD 9830 using the printer port of a PC. The disk contains the executable program which runs under Windows and it is advised that the user copy this file to the system hard disk to obtain optimum performance from the software.

## PC Configuration

The executable program contains two menus. The first menu gives options on the type of PC being used. The printer port needs to be configured correctly for one of the three different PC-types for interfacing to the AD 9830. Choose the required printer type from the menu. The PC printer port is now configured for operation with the AD 9830 evaluation board.


Figure 2. Parallel Port Selection

## Running the AD9830 Software

The second menu gives options for running the AD 9830. All registers of the AD 9830 can be written to using this software.
The MCLK frequency is set to 50 M Hz by default in the program. H owever, the user has the capability of changing the M CLK frequency. When the master clock has a frequency other than 50 M Hz , the user can change the value of the M CLK frequency in the program so that the software can correctly calculate the digital words corresponding to the different output frequencies.
The Frequency Registers are written to by writing in the required frequency in MHz to the PC. The AD 9830 software will calculate the corresponding word which will be written to the AD 9830 and display the word in hex on the screen. The Phase Registers are written to by writing in the required value in decimal to the PC. The software will then control the loading of this information into the AD 9830.

To write to a Phase Register, three transfers of data from the PC are needed since the PC uses 8 -bit transfers. The 16 bit word along with the address of the destination register is transferred from the PC to the AD 9830. The sixteen bit word is split into two 8 -bit words (the 8 MSBs and the 8 LSBs ). The first transfer of data involves transferring the 8 M SBs of the 16 -bit word. When these 8 bits are being transferred, a pulse is also generated on the LOAD pin so that the 8 bits of data are latched into $U 2$ on the rising edge of LOAD.
During the second transfer, the 8 LSBs are transferred to U 3 , a pulse being generated on the LATCH pin so that these 8 bits are latched into U3.
The third transfer involves transferring the address of the destination register ( $\mathrm{A} 0, \mathrm{~A} 1$ and A 2 ). When the PC outputs the address information (which is available on D $0, D 1$ and $D 2$ respectively), the PC also generates the $\overline{\mathrm{WR}}$ pulse. On the rising edge of $\overline{\mathrm{WR}}$, the 16 bits of data are read from the 74 HC 574 latches and the address of the destination register is read from the data bus.
Because the Frequency Registers are 32 bits wide, there will be six transfers from the PC when these registers are being written to. Writing the 16 LSBs to the Frequency Register involves transferring the destination register address ( 000 or 010 ) and the 16 bits of data. Similarly, the destination address for the $16 \mathrm{M} \mathrm{SBs}(001$ or 011 ) and 16 bits of data need to be transferred when writing to the 16 M SBs of the Frequency Register.
The logic inputs FSELECT, PSEL 0 and PSEL 1 are not controlled by the PC. These inputs can be controlled using the switch

## EVAL-AD9830EB

SW or, alternatively, these inputs can be controlled using an external source via the BNC connectors.
The AD 9830 software also contains a demonstration procedure whereby the AD 9830 can be made to step through a series of output frequencies. The user only has to load the start frequency, the stop frequency and the step size, and, the AD 9830 software will program the AD 9830 appropriately so that a frequency sweep will be performed at the AD 9830 output.


Figure 3. Main Menu


## COMPONENT LIST

| Integrated Circuits |  | Links |  |
| :--- | :--- | :--- | :--- |
| U1 | AD9830 (48-Pin TQFP) | LK1 - LK4 | Three Pin Link |
| U2, U3 | $74 H C 574$ Latches | LK5 | Two Pin Link |
| XTAL1 | OSC XTAL 50 MHz | Switch | SW |
| Capacitors |  |  | End Stackable Switch (SDC Double |
| C1-C5 | $0.1 \mu$ F Ceramic Chip Capacitor | Throw) |  |
| C6, C7 | 10 nF Ceramic Capacitor | SMB1 - SMB7 | Sub-Miniature BNC Connector |
| C8, C10, C12-C14 | $0.1 \mu$ F Ceramic Capacitor | Connectors |  |
| C9, C11 | $10 \mu$ F Tantalum Capacitor | J1 | 36-Pin Edge Connector |
| Resistors |  |  | PCB Mounting Terminal Block |
| R1-R3 | $10 \mathrm{k} \Omega$ Resistor |  |  |
| R4 | $50 \Omega$ Resistor |  |  |
| R5 | $1 \mathrm{k} \Omega$ Resistor |  |  |
| R6, R7 | $51 \Omega$ Resistor |  |  |

