

PI74AVC+16268

12-Bit to 24-Bit Registered Bus Exchanger with 3-State Outputs

Product Features

- PI74AVC+16268 is designed for low-voltage operation, V_{CC}=1.65V to 3.6V
- True ±24mA Balanced Drive @ 3.3V
- I_{OFF} supports partial power-down operation
- 3.6 I/O Tolerant Inputs and Outputs
- All outputs contain a patented DDC
 (Dynamic DriveControl) circuit that reduces noise without degrading propagation delay.
- Industrial operation: -40°C to +85°C
- Packaging: (Pb-free & Green available):
 56-pin 240 mil wide plastic TSSOP (A)


Product Description

The PI74AVC+16268, a 12-bit to 24-bit registered bus exchanger designed for 1.65V to 3.6V V_{CC} operation, is used for applications in which data must be transferred from a narrow high-speed bus to a wide, lower frequency bus. It provides synchronous data exchange between the two ports. Data is stored in internal registers on the low-to-high transition of the clock (CLK) input when appropriate clock-enable (\overline{CLKEN}) inputs are low. The select (\overline{SEL}) line is synchronous with CLK and selects 1B or 2B input data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B-port. Data flow is controlled by the active-low output enables $(\overline{OEA}, \overline{OEB})$. These control terminals are registered so bus direction changes are synchronous with CLK.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and \overline{OE} should be tied to V_{CC} through a pullup resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver. Because \overline{OE} is being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Logic Block Diagram



1



Pin Description

Pin Name	Description				
ŌĒ	Output Enable Input (Active LOW)				
CLK	Clock				
SEL	Select (Active Low)				
CLKEN	Clock Enable (Active Low)				
A,1B,2B	3-State Outputs				
GND	Ground				
V _{CC}	Power				

Truth Tables⁽¹⁾ Output Enable

	Inputs	Out	tputs	
CLK	OEA	OEB	A	1B,2B
	Н	Н	Z	Z
	Н	L	Z	Active
	L	Н	Active	Z
	L	L	Active	Active

$A to B STORAGE (\overline{OEB} = L)$

	Inputs								
CLKENA1	CLKENA2	CLK	A	1B	2B				
Н	Н	X	X	$1B0^{(2)}$	2B0 ⁽³⁾				
L	L	1	L	L ⁽²⁾	X				
L	L	1	Н	H ⁽²⁾	X				
X	L	1	L	X	L				
X	L	1	Н	X	Н				


Bto ASTORAGE $(\overline{OEA} = L)$

	Inputs										
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	A					
Н	X	X	Н	X	X	$A0^{(3)}$					
X	Н	X	L	X	X	A0 ⁽³⁾					
L	X	1	Н	L	X	L					
L	X	1	Н	Н	X	Н					
X	L	1	L	X	L	L					
X	L	1	L	X	Н	Н					

Notes:

- H = High Signal Level, L = Low Signal Level, X = Irrelevant,
 Z = High Impedance, ↑ = Transition, Low to High
- 2. Two CLK edges are needed to propagate data
- 3. Output level before indicated steady state input conditions were established.

Pin Configuration



PS8551A 06/01/06



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, V _{CC} 0.5V to+4.6V
Input voltage range, V _I –0.5V to +4.6V
Voltage range applied to any output in the
high-impedance or power-off state, $V_0^{(1)}$ 0.5V to +4.6V
Voltage range applied to any output in the
high or low state, $V_0^{(1,2)}$ 0.5V to V_{CC} +0.5V
Input clamp current, $I_{IK}(V_I < 0)$
Output clamp current, $I_{OK}(V_O < 0)$ 50mA
Continuous output current, IO±50mA
Continuous current through each V _{CC} or GND ±100mA
Package thermal impedance, θ _{JA} ⁽³⁾ 64°C/W
Storage Temperature range, T _{stg} 65°C to 150°C

Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
- 2. Output positive-voltage rating may be exceeded up to 4.6V maximum if theoutput current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions⁽¹⁾

			Min.	Max.	Units
V _{CC}	Supply Voltage	Operating	1.65	3.6	
		Data retention only	1.2		
V _{IH}	High-level Input Voltage	$V_{CC} = 1.2V$	V _{CC}		
		$V_{CC} = 1.65 V$ to 1.95 V	0.65 x V _{CC}		
		$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7		
		$V_{CC} = 3V$ to $3.6V$	2		
$V_{\rm IL}$	Low-level Input Voltage	$V_{CC} = 1.2V$		GND	V
		$V_{CC} = 1.65 V$ to 1.95 V		0.35 x V _{CC}	
		$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$		0.7	
		$V_{CC} = 3V$ to $3.6V$		0.8	
VI	Input Voltage		0	3.6	
Vo	Output Voltage	Active State	0	V _{CC}	
		3-State	0	3.6	
I _{OH}	High-level output current	$V_{CC} = 1.65 V$ to 1.95 V		- 6	
		$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$		- 12	
		$V_{CC} = 3V$ to 3.6V		- 24	
I _{OL}	Low-level output current	$V_{CC} = 1.65V$ to 1.95V		6	mA
		$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$		12	
		$V_{CC} = 3V$ to 3.6V		24	
ΔtΔv	Input transition rise or fall rate	$V_{CC} = 1.65 V \text{ to } 3.6 V$		5	ns/V
T _A	Operating free-air temperature	'	-40	85	°C

Notes:

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over the Operating Range, T_A = -40°C +85°C)

	Parameters	Test Cor	nditions ⁽¹⁾	V _{CC}	Min.	Max.	Units
V _{OH}		$I_{OH} = -100 \mu A$		1.65V to 3.6V	V _{CC} -0.2V		
		$I_{OH} = -6mA$ V_1	$_{\rm IH} = 1.07 \rm V$	1.65V	1.2		
		$I_{OH} = -12mA$ V	$T_{\rm IH} = 1.7 \text{V}$	2.3V	1.75		
		$I_{OH} = -24 \text{mA}$ V	$T_{\rm IH} = 2V$	3V	2.0		3.7
V _{OL}		$I_{\rm OL} = 100 \mu A$		1.65V to 3.6V		0.2	V
		$I_{OL} = 6mA$ V_1	$_{\rm IH} = 0.57 \rm V$	1.65V		0.45	
		$I_{OL} = 12mA$ V	$T_{\rm IH} = 0.7 \text{V}$	2.3V		0.55	
		$I_{\rm OL} = 24 {\rm mA}$ V	$T_{\rm IH} = 0.8 V$	3V		0.8	
I_{I}		$V_{I} = V_{CC}$ or GND		3.6V		±2.5	
I _{OFF}		$V_{\rm I}$ or $V_{\rm O} = 3.6 V$		0		±10	4
$I_{\rm OZ}$		$V_{I} = V_{CC}$ or GND		3.6V		±10	μA
I_{CC}		$V_{\rm O} = V_{\rm CC}$ or GND	$I_{O} = 0$	3.6V		40	
$C_{\rm I}$	Control Inputs	$V_{I} = V_{CC}$ or GND		2.5V		4	
				3.3V		4	
	Data Inputs			2.5V		6	æE
				3.3V		6	pF
Co	Outputs	$V_{\rm O} = V_{\rm CC}$ or GND		2.5V		8	
				3.3V		8	

Notes:

1. Typical values are measured at $T_A = 25$ °C.



$\textbf{Timing Requirements}^{(1)}(\text{Over Operating Range})$

			V _{CC} =	= 1.2V		1.5V 1V		= 1.8V 15V		= 2.5V .2V		= 3.3V .3V	
Parameters]	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
f _{CLOCK}	Clock frequency							150		180		180	MHz
$t_{ m W}$	Pulse duration, CLK high or low						3		3		3		
$t_{ m SU}$	Setup	A data before CLK↑	2.2		2.2		2.0		1.5		1.5		
	time	B data before CLK↑	1.6		1.5		1.5		1.0		0.8		
		SEL before CLK↑	2.0		1.8		1.5		1.3		1.1		
		CLKENA1 or CLKENA2 before CLK↑	3.2		2.2		2.0		1.8		1.7		
		CLKENB1 or CLKENB2 before CLK↑	3.2		2.4		2.0		1.8		1.7		ns
		OE before CLK↑	3.2		2.5		2.2		2.2		2.0		
t _H	Hold time	A data after CLK↑	0.5		0.5		0.2		0.2		0.1		
		B data after CLK↑	1.0		1.0		1.0		1.0		1.0		
		SEL after CLK↑	1.4		1.4		1.0		1.0		0.8		
		CLKENA1 or CLKENA2 after CLK↑	0		0		0.2		0.6		0.6		
		CLKENB1 or CLKENB2 after CLK↑	0		0		0.1		0.6		0.6		
		OE after CLK↑	0		0.2		0.2		0.5		0.5		

Notes:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.



Switching Characteristics (Over Operating Range)

Parameter	From (Input)	To (Output)	V _{CC} = 1.2V	V _{CC} = ±0.		V _{CC} = ±0.	= 1.8V 15V	V _{CC} = ±0.		V _{CC} = ±0.		Units
			Typical	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f _{max}						150		180		180		MHz
t _{pd}	CLK	В	8.1		5.0	2.0	4.8	1.8	4.0	1.3	3.1	
		A(1B)	9.0		5.5	2.1	5.0	1.7	4.2	1.2	3.4	
		B(2B)	8.0		5.5	2.1	5.0	1.8	4.3	1.3	3.4	
		A(SEL)	9.3		6.5	2.5	5.4	2.4	4.3	1.7	3.6	***
t _{en}	CLK	В	9.3		6.4	2.8	5.8	2.6	4.4	1.8	3.8	ns
t _{dis}		В	9.0		7.0	3.0	6.0	2.5	3.8	1.8	3.8	
t _{en}		A	9.0		6.5	2.1	5.5	1.8	4.2	1.3	3.6	
t _{dis}		A	8.8		6.3	2.3	5.5	2.1	3.5	1.5	3.8	


Operating Characteristics, $T_A = 25^{\circ}C$

Parame	eters	Test Conditions	$V_{\rm CC}$ = 1.8V ± 0.15 V Typical	$V_{\rm CC}$ = 2.5V ± 0.2 V Typical	$V_{CC} = 3.3V$ $\pm 0.3V$ Typical	Units
Cpd Power	Outputs Enabled	$C_{L} = 0 pF,$	60	65	76	F
Dissipation Capacitance	Outputs Disabled	f = 10 MHz	40	45	55	pF


 V_{CC}



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2 V \ and \ 1.5 V \pm 0.1 V \label{eq:vcc}$





 $\begin{array}{c|c} \textbf{Test} & \textbf{S1} \\ & t_{pd} & \text{Open} \\ & t_{PLZ}/t_{PZL} & 2 \times V_{CC} \\ & t_{PHZ}/t_{PZH} & \text{GND} \\ \end{array}$




Input V_{CC}/2









Voltage Waveforms Propagation Delay Times

Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.

7


- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis}
- tpzL and tpzH are the same as ten
- t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8V \pm 0.15V$




 $\begin{array}{c|c} \textbf{Test} & \textbf{S1} \\ & t_{pd} & \text{Open} \\ & t_{PLZ}/t_{PZL} & 2 \times V_{CC} \\ & t_{PHZ}/t_{PZH} & \text{GND} \\ \end{array}$




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times


Figure 2. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis}
- tPZL and tPZH are the same as ten
- t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5V \pm 0.2V$




 $\begin{array}{c|c} \textbf{Test} & \textbf{S1} \\ \hline & t_{pd} & \text{Open} \\ t_{PLZ}/t_{PZL} & 2 \times V_{CC} \\ t_{PHZ}/t_{PZH} & \text{GND} \\ \hline \end{array}$






Voltage Waveforms Setup and Hold Times

Voltage Waveforms Pulse Duration





Voltage Waveforms Propagation Delay Times

Voltage Waveforms Enable and Disable Times


Figure 3. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis}
- tPZL and tPZH are the same as ten
- $\bullet \quad t_{PLH} \ and \ t_{PHL} \ are \ the \ same \ as \ t_{pd}$



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3V \pm 0.3V$




 Test
 S1


 tpd
 Open

 tpLZ/tpZL
 2 x V_{CC}


 tPHZ/tpZH
 GND




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times


Figure 4. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis}
- tPZL and tPZH are the same as ten
- t_{PLH} and t_{PHL} are the same as t_{pd}



Packaging Mechanical: 56-pin TSSOP(A)



Ordering Information

Ordering Code	Package Type	Package Description
PI74AVC+16268A	A	56-pin, 240 mil wide plastic TSSOP
PI74AVC+16268AE	A	Pb-free & Green, 56-pin, 240 mil wide plastic TSSOP

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free & Green
- Adding an X suffix = Tape/Reel