

September 1997 Revised November 2000

FST3384 10-Bit Low Power Bus Switch

General Description

The Fairchild Switch FST3384 provides 10 bits of high-speed CMOS TTL-compatible bus switches. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The device is organized as two 5-bit switches with separate bus enable ($\overline{\text{OE}}$) signals. When $\overline{\text{OE}}$ is LOW, the switch is ON and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features


- \blacksquare 4 Ω switch connection between two ports
- Minimal propagation delay through the switch
- Ultra low power with < 0.1 μ A typical I_{CC}
- Zero ground bounce in flow-through mode
- Control inputs compatible with TTL level

Ordering Code:


Order Number	Package Number	Package Description						
FST3384WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide						
FST3384QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide						
FST3384MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



Connection Diagram



Pin Descriptions

Pin Names	Description					
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enable					
A ₀ -A ₉	Bus A					
B ₀ -B ₉	Bus B					

Truth Table

OE ₁	OE ₂	B ₀ -B ₄	В ₅ -В ₉	Function
L	L	A ₀ -A ₄	A ₅ -A ₉	Connect
L	Н	A ₀ -A ₄	HIGH-Z State	Connect
Н	L	HIGH-Z State	A ₅ -A ₉	Connect
Н	Н	HIGH-Z State	HIGH-Z State	Disconnect

© 2000 Fairchild Semiconductor Corporation

DS500046

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 3)

 $\begin{array}{ll} \mbox{Power Supply Operating (V$_{CC}$)} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V$_{IN}$)} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V$_{OUT}$)} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$

Input Rise and Fall Time (t_r , t_f)

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				
		(V)	Min	Typ (Note 4)	Max	Units	Condition
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = - 18mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
II	Input Leakage Current	5.5			±1.0	μА	0 ≤ V _{IN} ≤ 5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μА	0 ≤ A, B ≤ V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA
	(Note 5)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA
		4.5		8	15	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
I _{CC}	Quiescent Supply Current	5.5			3	μА	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: All typical values are at $V_{CC}=5.0\text{V},\,T_{A}=25^{\circ}\text{C}.$

Note 5: Measured by voltage drop between A and B pin at indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF, RU = RD = 500Ω				Units	Conditions	Figure
Cymbol		$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Cinto	Conditions	No.
		Min	Max	Min	Max			
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figures 1, 2
t _{PZH} , t _{PZL}	Output Enable Time \overline{OE}_1 , \overline{OE}_2 to A_n , B_n	1.0	5.7		6.2	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 1, 2
t _{PHZ} , t _{PLZ}	Output Disable Time OE ₁ , OE ₂ to A _n , B _n	1.5	5.2		5.5	ns	$I_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 1, 2


Note 6: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Input Capacitance	3	6	pF	V _{CC} = 5.0V
C _{I/O} (OFF)	Input/Output Capacitance	5	13	pF	V_{CC} , $\overline{OE} = 5.0V$


Note 7: Capacitance is characterized but not tested.


AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ nS}$ FIGURE 1. AC Test Circuit










FIGURE 2. AC Waveforms





24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com