



### **Boomer®** Audio Power Amplifier Series **LM4857 Stereo 1.2W Audio Sub-system with 3D Enhancement General Description Key Specifications**

The LM4857 is an integrated audio sub-system designed for stereo cell phone applications. Operating on a 3.3V supply, it combines a stereo speaker amplifier delivering 495mW per channel into an 8Ω load, a stereo headphone amplifier delivering 33mW per channel into a 32Ω load, a mono earpiece amplifier delivering 43mW into a 32Ω load, and a line output for an external powered handsfree speaker. It integrates the audio amplifiers, volume control, mixer, power management control, and National 3D enhancement all into a single package. In addition, the LM4857 routes and mixes the stereo and mono inputs into 16 distinct output modes. The LM4857 is controlled through an I<sup>2</sup>C compatible interface. Other features include an ultra-low current shutdown mode and thermal shutdown protection.

Boomer audio power amplifiers are designed specifically to provide high quality output power with a minimal amount of external components.

The LM4857 is available in a 30-bump ITL package and a 28–lead LLP package.



### **Features**

- Stereo speaker amplifier
- Stereo headphone amplifier
- Mono earpiece amplifier
- Mono Line Output for external handsfree carkit
- Independent Left, Right, and Mono volume controls
- National 3D enhancement
- $\blacksquare$  I<sup>2</sup>C compatible interface
- Ultra low shutdown current
- Click and Pop Suppression circuit
- 16 distinct output modes
- Thermal Shutdown Protection
- Available in micro SMD and LLP packages

## **Applications**

- Cell Phones
- n PDAs
- **Portable Gaming Devices**
- Internet Appliances
- Portable DVD/CD/AAC/MP3 players

Boomer® is a registered trademark of National Semiconductor Corporation.

## **Typical Application**



**FIGURE 1. Typical Audio Amplifier Application Circuit**

## **Connection Diagrams**





## **Pin Connection (ITL)**



**Connection Diagram**

**LM4857**



**Order Number LM4857SP See NS Package Number SPA28A**



## **Absolute Maximum Ratings (Notes 1, 2)**

**If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.**





## **Operating Ratings**



## **Audio Amplifier Electrical Characteristics V<sub>DD</sub> = 5.0V** (Notes 1, 2)

The following specifications apply for V $_{\text{DD}}$  = 5.0V, unless otherwise specified. Limits apply for T<sub>A</sub> = 25˚C.





## **Audio Amplifier Electrical Characteristics V<sub>DD</sub> = 3.0V** (Notes 1, 2)

The following specifications apply for  $V_{DD}$  = 3.0V, unless otherwise specified. Limits apply for T<sub>A</sub> = 25°C.



**LM4857**

**Audio Amplifier Electrical Characteristics V<sub>DD</sub> = 3.0V** (Notes 1, 2) (Continued)

The following specifications apply for V<sub>DD</sub> = 3.0V, unless otherwise specified. Limits apply for T<sub>A</sub> = 25˚C.





**Audio Amplifier Electrical Characteristics V<sub>DD</sub> = 3.0V** (Notes 1, 2) (Continued)

**Symbol Parameter Conditions LM4857 Units**

The following specifications apply for  $V_{DD}$  = 3.0V, unless otherwise specified. Limits apply for T<sub>A</sub> = 25°C.

Loudspeaker;  $P_{\Omega} = 200$ mW;

 $LD5 = RD5 = 0$ 

**Typical (Limits) Limits** (Notes

7, 8)

(Note 6)

f = 1kHz 82 dB

Xtalk Crosstalk

### **Control Interface Electrical Characteristics** (Notes 1, 2) (Continued)

The following specifications apply for V<sub>DD</sub> = 5V and V<sub>DD</sub> = 3V and 2.5V ≤ I<sup>2</sup>CV<sub>DD</sub> ≤ 5.5V, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}$ C.



**Note 1:** All voltages are measured with respect to the GND pin unless otherwise specified.

**Note 2:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation is P<sub>DMAX</sub> = (T<sub>JMAX</sub> - T<sub>A</sub>) /  $\theta_{JA}$  or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4857 operating in Mode 3, 8, or 13 with V<sub>DD</sub> = 5V, 8Ω stereo loudspeakers and 32Ω stereo headphones, the total power dissipation is 1.348W. θ<sub>JA</sub> = 62°C/W.

**Note 4:** Human body model, 100pF discharged through a 1.5kΩ resistor.

**Note 5:** Machine Model, 220pF - 240pF discharged through all pins.

**Note 6:** Typicals are measured at +25˚C and represent the parametric norm.

**Note 7:** Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

**Note 8:** Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

**Note 9:** Shutdown current and supply current are measured in a normal room environment. All digital input pins are connected to  ${}^{12}$ CV<sub>DD</sub>.

**Note 10:** The given θ<sub>JA</sub> is for an LM4857ITL mounted on a PCB with a 2in<sup>2</sup> area of 1oz printed circuit board copper ground plane.

Note 11: "OdB gain" refers to the volume control gain setting of M<sub>IN</sub>, L<sub>IN</sub>, and R<sub>IN</sub> set at OdB.

**Note 12:** The given θ<sub>JA</sub> is for an LM4857SP mounted on a PCB with a 2in<sup>2</sup> area of 1oz printed circuit board ground plane.



## **External Components Description Components Functional Description**



## **Typical Performance Characteristics (Note 11)**







**V<sub>DD</sub>** = 3V; LLS, RLS; P<sub>O</sub> = 200mW; **RL = 4**Ω**; Mode 7; 0dB Gain**







#### **Typical Performance Characteristics** (Note 11) (Continued) **THD+N vs Frequency THD+N vs Frequency**  $10$  $10$ 5 5 ┯ ┯  $\overline{2}$  $\overline{2}$  $\blacksquare$  $\perp$  $\blacksquare$ **THE**  $\mathbf{1}$  $\mathbf{1}$ Ħ₩  $0.5$  $0.5$ ╫╫ ┿╫  $\geq$ ╈╈  $\mathbf{z}$ ⇈⇈  $0.2$  $0.2$  $\ddot{}$ ШI  $\pm$  $\perp$   $\perp$   $\perp$ ШI  $0.1$  $0.1$  $rac{1}{2}$  $rac{1}{2}$  $0.05$  $0.05$  $1111$  $\perp$  $0.02$  $0.02$ ┯┷┷ TTIII Ш ╈╫  $0.01$  $0.01$ Ħ 0.005 0.005 ₩ 0.002 0.002 TTT Ш  $\mathbf{1}$  $0.001$  $0.001$ 50 100 200 500 1k 2k 5k 10k 20k 50 100 200 500 1k 2k 5k 10k 20k 20 20 FREQUENCY (Hz) FREQUENCY (Hz) 20079716 20079717  $V_{DD}$  = 5V; LINEOUT;  $V_{O}$  = 1V<sub>RMS</sub>;  $V_{DD}$  = 3V; LINEOUT;  $V_{O}$  = 1V<sub>RMS</sub>; **RL = 5k**Ω**; Mode 5; 0dB Gain RL = 5k**Ω**; Mode 5; 0dB Gain THD+N vs Frequency THD+N vs Frequency**  $10$  $10$ 5 5 ┿┿╫  $\mathbf{2}$  $\overline{2}$ ШI Ш  $\mathbf{1}$  $\mathbf{1}$ ▦  $0.5$  $0.5$ ╪╪╪╪  $\mathbf{z}$ ╥╖ Ш  $\geq$  $0.2$  $0.2$ ℿ Ш  $\ddot{}$  $\pm$  $0.1$  $0.1$  $E_{\rm H}$  $\frac{1}{2}$ 0.05  $0.05$ ⇈  $0.02$  $0.02$ Ш Ш  $\mathbb{T} \mathbb{T}$ Ш  $0.01$  $0.01$ 菲拼 0.005 0.005 0.002 0.002  $\perp$  $0.001$  $0.001$ 50 100 200 500 1k 2k 5k 10k 20k 50 100 200 500 1k 2k 5k 10k 20k 20 20 FREQUENCY (Hz) FREQUENCY (Hz) 20079718 20079719  $V_{DD}$  = 5V; LINEOUT;  $V_{O}$  = 1V<sub>RMS</sub>;  $V_{DD}$  = 3V; LINEOUT;  $V_{O}$  = 1V<sub>RMS</sub>; **RL = 5k**Ω**; Mode 10; 0dB Gain RL = 5k**Ω**; Mode 10; 0dB Gain**











#### **Typical Performance Characteristics** (Note 11) (Continued) **PSRR vs Frequency PSRR vs Frequency**  $\pm 0$  $+0$  $-5$  $-5$  $-10$ <br> $-15$  $-10$ ╥ ┯╈╈╫ ┯┷ ╥ ┯╇  $-15$ Tilli ┯╈╫ ТШШ Ш  $-20$  $-20$  $-25$ <br> $-30$ <br> $-35$  $-25 - 30$ ┱ ┯╈ ┌┬┬┬┬ ┯╈  $-35$  $\top$ पा PSRR (dB)  $-40$ PSRR (dB)  $-40$ ╪╪╬╬ TH  $-45$ <br> $-50$ <br> $-55$  $-45$ <br> $-50$ <br> $-55$ ┯╨ ┯╈  $-60$  $-60$ ╈╈╫ ╈╈╈╫╫  $-65$ <br> $-70$ <br> $-75$  $-65$ <br> $-70$ <br> $-75$ TTM ₩ ПM  $-80$  $-80$  $\top$   $\top$ ┯┯╫  $-85$  $-85$ ₩ ├┼┼┼╢  $-90$  $-90$  $-95$  $-95$ ┯╈╫ ┯╨  $-100$  $-100$ 20 50 100 200 500 1k 2k 5k 10k 20k 50k 100k 20 50 100 200 500 1k 2k 5k 10k 20k 50k 100k FREQUENCY (Hz) FREQUENCY (Hz) 20079732 **VDD = 5V; LINEOUT; RL = 5k**Ω**; 0db Gain; VDD = 3V; LINEOUT; RL = 5k**Ω**; 0db Gain; All audio inputs terminated All audio inputs terminated Top-Mode 15; Mid-Mode 10; Bot-Mode 5 Top-Mode 15; Mid-Mode 10; Bot-Mode 5 Crosstalk vs Frequency Crosstalk vs Frequency**  $+0$  $+0$ ╫╫  $-5$  $-5$  $-10$ ┼┼┼╫  $-10$  $-15$  $-15$ ┯╈ ┯┷ ┯┷ ┯╈ ┯┷ ┯┷  $-20$  $-20$  $-25$  $-25$  $-30$  $-30$ ┯┯ ┯┯  $-35$  $-35$ ╪╪╪╪╪╪╪╪╪<br>╶╉╾╄┝┇╫┋╿  $(dB)$  $\overline{AB}$  $-40$  $-40$  $\frac{1}{1}$  $\mathbb{H}$  H ШШ  $-45$  $-45$  $\top$  $-50$  $-50$ ╶╀┾╋╋╋╋<br>╶╂╶╉╄╋╋╋╋<br>╶╉╌╉╋╋╋╋╋<br>╌╃╾╋╋╋╋╋ CROSSTALK  $-55$ CROSSTALK  $-55$  $-60$  $-60$ ┯┯ 1111 ┯┯  $-65$  $-65$ ┯┿┿╫ ┯┷  $-70$  $-70$ ĦM  $-75$  $-75$ ₩  $-80$  $-80$  $-85$  $-85$  $-90$  $-90$  $-95$ ≮∰  $-95$ ┼┼┼╫ ุ่น⊔ ╥╖  $-100$  $-100$ ▜  $-105$  $-105$ HH ATI  $-110$  $-110$  $-115$  $-115$ ┯╈╈╫ ┯┱┪┪┪┪ ┯╈╈╈╫ ┯┷ ┯┯╈╈  $-120$  $-120$ 20 50 100 200 500 1k 2k 5k 10k 20k 20 50 100 200 500 1k 2k FREQUENCY (Hz) FREQUENCY (Hz) 20079734  $V_{DD}$  = 5V; LLS, RLS; P<sub>O</sub> = 400mW; R<sub>L</sub> = 8 $\Omega$ ; **V**<sub>DD</sub> = 3V; LLS, RLS; P<sub>O</sub> = 200mW; R<sub>L</sub> = 8Ω; **Mode 7; 0db Gain; 3D off Mode 7; 0db Gain; 3D off Top-Left to Right; Bot- Right to Left Top-Left to Right; Bot- Right to Left**

20079733

╅┽╫

┯╈

┯┿╈╫╫

20079735

5k 10k 20k





#### **Typical Performance Characteristics** (Note 11) (Continued) **Frequency vs Response Frequency vs Response**  $+10$  $\top \top \top \top \top \top \top$ Ш  $+9$ <u>ाणा</u> ╤╪╪╪╪╬  $\frac{1}{2}$ **ERAN**<br>Heriotza  $\pm 8$ 2220 HHH  $+7$ ┯╇ Ш  $+6$ ШИ ┌┬┬┬┬┬ TШ HIL ₩ ----------<br>----------- $+5$  $+4$ i i III GAIN (dB) ╈╫ ╅╈╈╈ 顶Ⅲ (dB) MIAC ╶┼┼┼┼<br>╶┼┼┼┼┼<br>╶┼┼┼┼┼  $+3$ Ήü |=|||||||
|-<br>|- $I\Pi$ ПM Ш  $+2$ T Ш  $+1$ |||||
|-<br>||||||| **TITLE** ╶┼┼┼┼<br>╶┼┼┼┼┼<br>╶┼┼┼┼┆ ╶╀╌╂╌╂╀╀╀<br>╶╂╌╂╾╂╀╀╀╀<br>╶<mark>┼╌╎╾╎</mark>╏╎╎╎  $-0$ ₩  $+7$ <br> $-0$ <br> $-1$  $-1$ ₩  $-2$ =======<br>========<br>============= Ш  $-3$  $-2$ <br>  $-3$ <br>  $-4$ <br>  $-5$ <br>  $-6$ ╪═╪═╪╤╪╪╬╬<br>╈═╈╈╈╈╬╋╬╫ ═╪╪╪╬╬ ╥╨ ПII  $-4$ ╤╤ ┯  $-5$ **TILL** THIL <u> HIII</u> <u>TTTTIIN</u>  $-6$ 20 50 100 200 500 1k 2k 5k 10k 20k 20 50 100 200 500 1k 2k 5k 10k 20k FREQUENCY (Hz) FREQUENCY (Hz) 20079740 20079741 **LHP, RHP; R<sub>L</sub> = 32Ω; C<sub>O</sub> = 100μF LHP, RHP; R<sub>L</sub> = 32Ω; C<sub>O</sub> = 100μF Mode 4; Full Gain Mode 9; Full Gain Frequency vs Response Frequency vs Response**  $+20$ <br>+19  $+15$ <del>- | | | | | |</del>  $+14$ THHL  $+18$ <br>+18<br>+16<br>+1<br>+1<br>+1<br>+1<br>+1 H ╫╫ milli  $+13$  $\frac{1}{100}$  $+12$ Ħ i Tili TП  $+11$ ่₩₩ ╪╪╪╬╫ **TTTII**  $+10$  $+121$ <br>+11109876<br>++++++++ ╪╪╪╬ GAIN (dB)  $+9$ GAIN (dB) T - <del>- 1 1 1 1 1</del>  $\pm 8$ 加 Ш ╶╌╌┼╌┼┼┼<br>╶╌┼┼┼┼┼╎<br>╌┼┼┼┼┼┼ Ш  $+7$ ₩  $\pm 6$  $+5$ ₩ ╓╨ ℿℿ ═┽┿┿┿┿<br>═┽┽┽┽┽<br>═┽┽╃┽┽ I TITUN  $+4$  $+5$ l III ╥╖ Ш  $+4$  $+3$ ╤ l III  $\mathbb{T} \mathbb{H}$ Ш  $+3$ <br> $+2$  $+2$ ่ TШ Ш ┯┷  $+1$  $+1$ ┯╈ ─────── ┌┬┬┬┬  $\perp$ l $\perp$ TTTTT  $\mathbb{T}$   $\mathbb{T}$   $\mathbb{T}$  $-0$  $+0$ 50 100 200 500 1k 2k 20 5k 10k 20k 20 50 100 200 500 1k 2k 5k 10k 20k FREQUENCY (Hz) FREQUENCY (Hz) 20079742 20079743 **EP**; R<sub>L</sub> = 32Ω; Mode 1; Full Gain **LINEOUT;**  $R_L = 5k\Omega$ ;  $C_O = 2.2\mu F$ **Top-CD4 = 1; Bot-CD4 = 0 Mode 5; Full Gain**





### **Typical Performance Characteristics** (Note 11) (Continued)





 $Top-V_{DD} = 5V$ , 10% THD+N; Topmid-V<sub>DD</sub> = 5V, 1% THD+N; **Botmid-V**<sub>DD</sub> = 3V, 10% THD+N; Bot-V<sub>DD</sub> = 3V, 1% THD+N





**Botmid-V**<sub>DD</sub> = 3V, 10% THD+N; Bot-V<sub>DD</sub> = 3V, 1% THD+N





 $Top-V_{DD} = 5V$ , 10% THD+N; Topmid-V<sub>DD</sub> = 5V, 1% THD+N; **Botmid-V**<sub>DD</sub> = 3V, 10% THD+N; Bot-V<sub>DD</sub> = 3V, 1% THD+N











EC - externally configured by ADR pin

	D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D1	D <sub>0</sub>
Mono Volume control				MD4	MD <sub>3</sub>	M <sub>D</sub> <sub>2</sub>	MD <sub>1</sub>	M <sub>D</sub> <sub>0</sub>
Left Volume control			LD5	LD4	LD <sub>3</sub>	∟D2	LD <sub>1</sub>	LD <sub>0</sub>
<b>Right Volume control</b>			R <sub>D5</sub>	R <sub>D</sub> 4	R <sub>D</sub> 3	R <sub>D</sub> <sub>2</sub>	R <sub>D</sub> 1	R <sub>D</sub> <sub>0</sub>
Mode control			CD5	C <sub>D</sub> <sub>4</sub>	C <sub>D</sub> 3	CD <sub>2</sub>	C <sub>D</sub> 1	C <sub>D</sub> <sub>0</sub>

**TABLE 2. Control Registers**



## **Application Information** (Continued)

### **TABLE 4. Stereo Volume Control**





M - M<sub>IN</sub> Input Level

L - L<sub>IN</sub> Input Level

R - R<sub>IN</sub> Input Level  $G_M$  - Mono Volume Control Gain

G<sub>L</sub> - Left Stereo Volume Control Gain

G<sub>R</sub> - Right Stereo Volume Control Gain<br>SD - Shutdown

MUTE - Mute

### **TABLE 6. National 3D Enhancement**



### **TABLE 7. Wake-up Time Select**



**LM4857**

### **Application Information** (Continued)

### **TABLE 8. Earpiece Amplifier Gain Select**



### **I 2 C COMPATIBLE INTERFACE**

The LM4857 uses a serial bus, which conforms to the  $1<sup>2</sup>C$ protocol, to control the chip's functions with two wires: clock (SCL) and data (SDA). The clock line is uni-directional. The data line is bi-directional (open-collector). The maximum clock frequency specified by the I<sup>2</sup>C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM4857.

The I<sup>2</sup>C address for the LM4857 is determined using the ADR pin. The LM4857's two possible I<sup>2</sup>C chip addresses are of the form 111110X<sub>1</sub>0 (binary), where  $X_1 = 0$ , if ADR is logic low; and  $X_1 = 1$ , if ADR is logic high. If the  $I^2C$  interface is used to address a number of chips in a system, the LM4857's chip address can be changed to avoid any possible address conflicts.

The bus format for the I<sup>2</sup>C interface is shown in Figure 2. The bus format diagram is broken up into six major sections:

The "start" signal is generated by lowering the data signal while the clock signal is high. The start signal will alert all devices attached to the I<sup>2</sup>C bus to check the incoming address against their own address.

The 8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock. Each address bit must be stable while the clock level is high.

After the last bit of the address bit is sent, the master releases the data line high (through a pull-up resistor). Then the master sends an acknowledge clock pulse. If the LM4857 has received the address correctly, then it holds the data line low during the clock pulse. If the data line is not held low during the acknowledge clock pulse, then the master should abort the rest of the data transfer to the LM4857.

The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable high.

After the data byte is sent, the master must check for another acknowledge to see if the LM4857 received the data.

If the master has more data bytes to send to the LM4857, then the master can repeat the previous two steps until all data bytes have been sent.

The "stop" signal ends the transfer. To signal "stop", the data signal goes high while the clock signal is high. The data line should be held high when not in use.

### I<sup>2</sup>C INTERFACE POWER SUPPLY PIN (I<sup>2</sup>CV<sub>DD</sub>)

The LM4857's  $1^2C$  interface is powered up through the  $1^2$ CV<sub>DD</sub> pin. The LM4857's  $1^2$ C interface operates at a voltage level set by the  $1^2$ CV<sub>DD</sub> pin which can be set independent to that of the main power supply pin  $V_{DD}$ . This is ideal whenever logic levels for the I<sup>2</sup>C interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the main battery of a portable system.

### **NATIONAL 3D ENHANCEMENT**

The LM4857 features a 3D audio enhancement effect that widens the perceived soundstage from a stereo audio signal. The 3D audio enhancement improves the apparent stereo channel separation whenever the left and right speakers are too close to one another, due to system size constraints or equipment limitations.

An external RC network, shown in Figure 1, is required to enable the 3D effect. There are separate RC networks for both the stereo loudspeaker outputs as well as the stereo headphone outputs, so the 3D effect can be set independently for each set of stereo outputs.

The amount of the 3D effect is set by the  $R_{3D}$  resistor. Decreasing the value of  $R_{3D}$  will increase the 3D effect. The C<sub>3D</sub> capacitor sets the low cutoff frequency of the 3D effect. Increasing the value of  $C_{3D}$  will decrease the low cutoff frequency at which the 3D effect starts to occur, as shown by Equation 1.

$$
f_{3D(-3dB)} = 1 / 2\pi(R_{3D})(C_{3D})
$$
 (1)

Activating the 3D effect will cause an increase in gain by a multiplication factor of (1 + 9kΩ/R<sub>3D</sub>). Setting R<sub>3D</sub> to 9kΩ will result in a gain increase by a multiplication factor of (1+ 9kΩ/9kΩ) = 2 or 6dB whenever the 3D effect is activated. The volume control can be programmed through the  $1<sup>2</sup>C$ compatible interface to compensate for the extra 6dB increase in gain. For example, if the stereo volume control is set at 0dB (11011 from Table 4) before the 3D effect is activated, the volume control should be programmed to –6dB (10111 from Table 4) immediately after the 3D effect has been activated. Setting  $R_{3D} = 20k\Omega$  and  $C_{3D} = 0.22\mu F$ allows the LM4857 to produce a pronounced 3D effect with a minimal increase in output noise.

### **EXPOSED-DAP MOUNTING CONSIDERATIONS**

The LM4857's exposed-DAP (die attach paddle) package (SP) provides a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper area heatsink, copper traces, ground plane, and finally, surrounding air. The result is a low voltage audio power amplifier that produces 1.6W dissipation in a 4Ω load at  $\leq$  1% THD+N and over 1.8W in a 3 $\Omega$  load at 10% THD+N. This high power is achieved through careful consideration of necessary thermal design. Failing to optimize thermal design may compromise the LM4857's high power performance and activate unwanted, though necessary, thermal shutdown protection.

The SP package must have its DAP soldered to a copper pad on the PCB. The DAP's PCB copper pad is then, ideally, connected to a large plane of continuous unbroken copper. This plane forms a thermal mass, heat sink, and radiation area. Place the heat sink area on either outside plane in the case of a two-sided or multi-layer PCB. (The heat sink area can also be placed on an inner layer of a multi-layer board. The thermal resistance, however, will be higher.) Connect the DAP copper pad to the inner layer or backside copper heat sink area with 9 (3 X 3) (SP) vias. The via diameter should be 0.012in - 0.013in with a 1.27mm pitch. Ensure efficient thermal conductivity by plugging and tenting the vias with plating and solder mask, respectively.

Best thermal performance is achieved with the largest practical copper heat sink area. If the heatsink and amplifier share the same PCB layer, a nominal  $2in<sup>2</sup>$  area is necessary for 5V operation with a 4Ω load. Heatsink areas not placed on the same PCB layer as the LM4857 should be 4in<sup>2</sup> for the same supply voltage and load resistance. The last two area recommendations apply for 25˚C ambient temperature. Increase the area to compensate for ambient temperatures above 25˚C. In all circumstances and under all conditions, the junction temperature must be held below 150˚C to prevent activating the LM4857's thermal shutdown protection. An example PCB layout for the exposed-DAP SP package is shown in the **Demonstration Board Layout** section. Further detailed and specific information concerning PCB layout and fabrication and mounting an SP (LLP) is found in National Semiconductor's AN1187.

### **PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 3**Ω **AND 4**Ω **LOADS**

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependent on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example, 0.1Ω trace resistance reduces the output power dissipated by a 4Ω load from 1.6W to 1.5W. The problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply traces as wide as possible helps maintain full output voltage swing.

### **BRIDGE CONFIGURATION EXPLANATION**

The LM4857 consists of three sets of a bridged-tied amplifier pairs that drive the left loudspeaker (LLS), the right loudspeaker (RLS), and the mono earpiece (EP). For this discussion, only the LLS bridge-tied amplifier pair will be referred to. The LM4857 drives a load, such as a speaker, connected between outputs, LLS+ and LLS-. In the LLS amplifier block, the output of the amplifier that drives LLS- serves as the input to the unity gain inverting amplifier that drives LLS+.

This results in both amplifiers producing signals identical in magnitude, but 180˚ out of phase. Taking advantage of this phase difference, a load is placed between LLS- and LLS+ and driven differentially (commonly referred to as 'bridge mode'). This results in a differential or BTL gain of:

$$
A_{VD} = 2(R_f / R_i) = 2
$$
 (2)

Both the feedback resistor,  $R_f$ , and the input resistor,  $R_i$ , are internally set.

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: its differential output doubles the voltage swing across the load. Theoretically, this produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited and that the output signal is not clipped.

Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing LLS- and LLS+ outputs at half-supply. This eliminates the coupling capacitor that single supply, single-ended amplifiers require. Eliminating an output coupling capacitor in a typical single-ended configuration forces a single-supply amplifier's half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.

### **POWER DISSIPATION**

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier.

A direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation. The LM4857 has 3 sets of bridged-tied amplifier pairs driving LLS, RLS, and EP. The maximum internal power dissipation operating in the bridge mode is twice that of a single-ended amplifier. From Equation (3) and (4), assuming a 5V power supply and an 8Ω load, the maximum power dissipation for LLS and RLS is 634mW per channel. From equation (5), assuming a 5V power supply and a 32Ω load, the maximum power dissipation for EP is 158mW.

$$
P_{\text{DMAX-LLS}} = 4(V_{\text{DD}})^2 / (2\pi^2 R_L)
$$
: Bridged (3)

$$
P_{\text{DMAX-RLS}} = 4(V_{\text{DD}})^2 / (2\pi^2 R_L): \text{Bridged} \tag{4}
$$

$$
P_{\text{DMAX-EP}} = 4(V_{\text{DD}})^2 / (2\pi^2 R_L)
$$
: Bridged (5)

The LM4857 also has 3 sets of single-ended amplifiers driving LHP, RHP, and LINEOUT. The maximum internal power dissipation for ROUT and LOUT is given by equation (6) and (7). From Equations (6) and (7), assuming a 5V power supply and a 32Ω load, the maximum power dissipation for LOUT and ROUT is 40mW per channel. From equation (8), assuming a 5V power supply and a 5k $\Omega$  load, the maximum power dissipation for LINEOUT is negligible.

$$
P_{\text{DMAX-LHP}} = (V_{\text{DD}})^2 / (2\pi^2 R_L): \text{Single-ended} \qquad (6)
$$

$$
P_{\text{DMAX-RHP}} = (V_{\text{DD}})^2 / (2\pi^2 R_L): \text{Single-ended} \tag{7}
$$

$$
P_{\text{DMAX-LINE}} = (V_{\text{DD}})^2 / (2\pi^2 R_L): \text{Single-ended} \qquad (8)
$$

The maximum internal power dissipation of the LM4857 occurs during output modes 3, 8, and 13 when both loudspeaker and headphone amplifiers are simultaneously on; and is given by Equation (9).

 $P_{DMAX-TOTAL}$  =  $P_{DMAX\text{-}LLS} + P_{DMAX\text{-}RLS} + P_{DMAX\text{-}LHP} + P_{DMAX\text{-}RHP}$  (9)

The maximum power dissipation point given by Equation (9) must not exceed the power dissipation given by Equation (10):

$$
P_{\text{DMAX}}' = (T_{\text{JMAX}} - T_A) / \theta_{JA} \tag{10}
$$

The LM4857's  $T_{JMAX}$  = 150°C. In the ITL package, the LM4857's  $\theta_{JA}$  is 62°C/W. At any given ambient temperature  $T_A$ , use Equation (10) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (10) and substituting  $P_{DMAX\text{-}TOTAL}$  for  $P_{DMAX}$ ' results in Equation (11). This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM4857's maximum junction temperature.

$$
T_A = T_{JMAX} - P_{DMAX-TOTAL} \theta_{JA}
$$
 (11)

For a typical application with a 5V power supply, stereo  $8\Omega$ loudspeaker load, and the stereo 32Ω headphone load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 66.4˚C for the ITL package.

$$
T_{JMAX} = P_{DMAX-TOTAL} \theta_{JA} + T_A \tag{12}
$$

Equation (12) gives the maximum junction temperature  $T_{J}$ -MAX. If the result violates the LM4857's 150˚C, reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases. If the result of Equation (9) is greater than that of Equation (10), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce  $\theta_{JA}$ . The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the  $\theta_{JA}$  is the sum of  $\theta_{JC}$ ,  $\theta_{CS}$ , and θ<sub>SA</sub>. (θ<sub>JC</sub> is the junction-to-case thermal impedance, θ<sub>CS</sub> is the case-to-sink thermal impedance, and  $\theta_{SA}$  is the sink-toambient thermal impedance.) Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

### **POWER SUPPLY BYPASSING**

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a 10µF in parallel with a 0.1µF filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1.0µF tantalum bypass capacitance connected between the LM4857's supply pins and ground. Keep the length of leads and traces that connect capacitors between the LM4857's power supply pin and ground as short as possible.

### **SELECTING EXTERNAL COMPONENTS**

### **Input Capacitor Value Selection**

Amplifying the lowest audio frequencies requires a high value input coupling capacitor  $(C_i$  in Figure 1). In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 50Hz. Applications using speakers with this limited frequency response reap little improvement; by using a large input capacitor.

The internal input resistor  $(R_i)$  and the input capacitor  $(C_i)$ produce a high pass filter cutoff frequency that is found using Equation (13).

$$
f_c = 1 / (2\pi R_i C_i)
$$
 (13)

As an example when using a speaker with a low frequency limit of 50Hz and  $R_i = 20kΩ$ , C<sub>i</sub>, using Equation (13) is 0.19µF. The 0.22µF  $C_i$  shown in Figure 4 allows the LM4857 to drive high efficiency, full range speaker whose response extends below 40Hz.

### **Output Capacitor Value Selection**

Amplifying the lowest audio frequencies also requires the use of a high value output coupling capacitor  $(C<sub>O</sub>$  in Figure 1). A high value output capacitor can be expensive and may compromise space efficiency in portable design.

The speaker load  $(R_1)$  and the output capacitor  $(C_0)$  form a high pass filter with a low cutoff frequency determined using Equation (14).

$$
f_c = 1 / (2\pi R_L C_O)
$$
 (14)

When using a typical headphone load of  $R_L = 32\Omega$  with a low frequency limit of 50Hz,  $C_{\text{O}}$  is 99µF.

The 100 $\mu$ F C<sub>O</sub> shown in Figure 4 allows the LM4857 to drive a headphone whose frequency response extends below 50Hz.

### **Bypass Capacitor Value Selection**

Besides minimizing the input capacitor size, careful consideration should be paid to value of  $C_{\text{B}}$ , the capacitor connected to the BYPASS pin. Since  $C_B$  determines how fast the LM4857 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4857's outputs ramp to their quiescent DC voltage (nominally  $V_{DD}/$ 2), the smaller the turn-on pop. Choosing  $C_B$  equal to 2.2 $\mu$ F along with a small value of  $C_i$  (in the range of 0.1 $\mu$ F to 0.39µF), produces a click-less and pop-less shutdown function. As discussed above, choosing  $C_i$  no larger than necessary for the desired bandwidth helps minimize clicks and pops.  $C_B$ 's value should be in the range of 5 times to 10 times the value of  $\mathsf{C}_{\mathsf{i}}.$  This ensures that output transients are eliminated when the LM4857 transitions in and out of shutdown mode. Connecting a 2.2 $\mu$ F capacitor, C<sub>B</sub>, between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. However, increasing the value of  $C_{\text{B}}$  will increase wake-up time. The selection of bypass capacitor value,  $C_B$ ,

depends on desired PSRR requirements, click and pop performance, wake-up time, system cost, and size constraints.



**FIGURE 4. Reference Design Board Schematic**

**LM4857**



## **Demonstration Board ITL PCB Layout (Continued)**



**Recommended ITL PCB Layout: Bottom Layer**



## **Demonstration Board SP PCB Layout**





**Recommended SP PCB Layout: Top Layer**



**Recommended SP PCB Layout: Bottom Layer**

 $\circ$  $\overset{\circ}{\circ} \, \, \overset{\circ}{\circ} \, \, \overset{\circ}{\circ} \, \, \overset{\circ}{\circ} \, \, \overset{\circ}{\circ} \, \, \, \overset{\circ}{\circ} \, \, \, \overset{\circ}{\circ} \, \, \, \overset{\circ}{\circ} \, \, \, \, \overset{\circ}{\circ} \, \, \, \, \, \overset{\circ}{\circ} \, \, \, \, \, \overset{\circ}{\circ} \, \, \, \, \overset{\circ}{\circ} \, \, \, \, \, \overset{\circ}{\circ} \, \, \, \, \overset{\circ}{\circ} \, \, \,$  $\bullet$  $\bullet$ ٥ e

**Recommended SP PCB Layout: Mid Layer**

200797I7





