August 2003



### DS92LV8028 8 Channel 10:1 Serializer General Description

The DS92LV8028 integrates eight serializer devices into a single chip. The DS92LV8028 can simultaneously serialize up to eight 10-bit data streams. The 10-bit parallel inputs are LVTTL signal levels. The serialized outputs are LVDS signals with extra drive current for point-to-point and lightly loaded multidrop applications. Each serializer block in the DS92LV8028 operates independently by using strobes from a single shared PLL.


The DS92LV8028 uses a single +3.3V power supply with a typical power dissipation of 740mW (3.3V / PRBS / 66 MHz). Each serializer channel has a unique power down control to further conserve power consumption.

For high-speed LVDS serial data transmission, line quality is essential, thus the DS92LV8028 includes an @SPEED TEST function. Each Serializer channel has the ability internally generated a PRBS data pattern. This pattern is received by specific deserializers (SCAN921224) which have the complement PRBS verification circuit. The deserializer checks the data pattern for bit errors and reports any errors on the test verification pins on the deserializer.

For additional information - please see the **Applications Information** section in this datasheet.

### Features

- All 8 channels synchronous to one parallel clock rate, from 25 to 66 MHz
- Duplicates function of multiple DS92LV1021 and '1023 10-bit Serializer devices
- Serializes from one to eight 10-bit parallel inputs into data streams with embedded clock
- Eight 5 mA modified Bus LVDS outputs that are capable to drive double terminations
- @Speed Test PRBS generation to check LVDS transmission path to SCAN921224 or SCAN921260
- On chip filtering for PLL
- 740mW typ power dissipation (loaded, PRBS, 66MHz, 3.3V)
- High impedance inputs and outputs on power off
- Single power supply at +3.3V (+/-10%)
- 196-pin LBGA package
- JTAG pins reserved for next version of device
- Industrial temperature range operation: -40 to +85 °C



© 2003 National Semiconductor Corporation DS200272

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage (V <sub>CC</sub> ) | -0.3V to +4V              |
|-----------------------------------|---------------------------|
| LVCMOS/LVTTL Input                | –0.3V to (V <sub>CC</sub> |
| Voltage                           | +0.3V)                    |
| Bus LVDS Driver Output            |                           |
| Voltage                           | -0.3V to +3.9V            |
| Bus LVDS Output Short             |                           |
| Circuit Duration                  | 10ms                      |
| Package Thermal                   |                           |
| Resistance                        |                           |
| θ <sub>JA</sub> 196 LBGA:         | 34°C/W                    |
| θ <sub>JC</sub> 196 LBGA:         | 8°C/W                     |
| Storage Temperature               | –65°C to +150°C           |

| Junction Temperature    | +125°C |
|-------------------------|--------|
| Lead Temperature        |        |
| (Soldering, 10 seconds) | +225°C |
| ESD Rating (HBM)        | ±3.0kV |
| Reliability Information |        |
| Transistor Count:       | 37.5k  |

## Recommended Operating Conditions

|   | Min | Тур | Max | Units |
|---|-----|-----|-----|-------|
| Supply Voltage (V <sub>CC</sub> )                   | 3.0 | 3.3 | 3.6 | V     |
| Operating Free Air<br>Temperature (T <sub>A</sub> ) | -40 | +25 | +85 | °C    |
| Clock Rate  | 25  |     | 66  | MHz   |

### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.(Note 2) (Note 3)

| Symbol  | Parameter                                    | Conditions  | Pin/Freq.                           | Min | Тур   | Max          | Units |
|---|--|---|-------------------------------------|-----|-------|--------------|-------|
| LVCMOS/L  | VTTL DC Specifications                       |   |                                     |     |       |              |       |
| V <sub>IH</sub>   | High Level Input Voltage                     |   | DINn[0-9], TCLK,<br>MS_PWDN, PWDNn, | 2.0 |       | $V_{\rm CC}$ | V     |
| V <sub>IL</sub>   | Low Level Input Voltage                      |   | SYNCn, DEN,                         | GND |       | 0.8          | V     |
| V <sub>CL</sub>   | Input Clamp Voltage                          | I <sub>CL</sub> = -18 mA                              | BIST_ACT,<br>BIST_SEL<0:3>          |     | -0.87 | -1.5         | V     |
| I <sub>IN</sub>   | Input Current                                | V <sub>IN</sub> = 0V or 3.6V                          | (Note 4)                            | -10 | +/- 1 | +10          | μA    |
| Bus LVDS DC SpecificationsOver recommended operating supply and temperature unless otherwise specified. |  |   |                                     |     |       |              |       |
| V <sub>OD</sub>   | Output Differential Voltage<br>(DO+) - (DO-) |   |                                     | 350 | 500   | 550          | mV    |
| $\Delta V_{OD}$   | Output Differential Voltage<br>Unbalance     | RL = 100Ω, C <sub>L</sub> =<br>10pF to GND            |                                     |     | 3     | 35           | mV    |
| V <sub>os</sub>   | Offset Voltage                               |   |                                     | 1.1 | 1.2   | 1.3          | V     |
| $\Delta V_{OS}$   | Offset Voltage Unbalance                     |   |                                     |     | 2     | 35           | mV    |
| I <sub>os</sub>   | Output Short Circuit Current                 | $\frac{DO = 0V, Din = H,}{MS_PWDN}$ and DEN<br>= 2.4V | DOn+, DOn-                          |     | -50   | -90          | mA    |
| I <sub>oz</sub>   | Tri-State Output Current                     | MS_PWDN or DEN =<br>0.8V, DO = 0V OR<br>VDD           |                                     | -10 | +/-1  | 10           | μA    |
| I <sub>ox</sub>   | Power-Off Output Current                     | VDD = 0V, DO = 0V<br>or 3.6V                          |                                     | -10 | +/- 1 | 10           | μΑ    |

|                               | tical Characteristics   | ,   | ess otherwise specified. | (Note 2) (Note 3 | 3)  |     |       |  |
|-------------------------------|---|---|--------------------------|------------------|-----|-----|-------|--|
| Symbol                        | Parameter   | Conditions  | Pin/Freq.                | Min              | Тур | Max | Units |  |
| SER/DES S                     | SER/DES SUPPLY CURRENT (apply to pins DVDD, PVDD and AVDD)Over recommended operating supply and temperature |   |                          |                  |     |     |       |  |
| ranges unle                   | ess otherwise specified.  |   |                          |                  |     |     |       |  |
|                               | Supply Current  | $V_{\rm CC} = 3.6 V,$                             | f = 25MHz                |                  | 145 |     | mA    |  |
|                               | (SYNC pattern)  | R <sub>L</sub> = 100 Ω                            | f = 66MHz                |                  | 175 |     | mA    |  |
| I <sub>CCD</sub>              | Worst Case Supply Current   | $V_{\rm CC} = 3.6V,$                              | f = 25 MHz               |                  | 148 | 166 | mA    |  |
|                               | (Checker-board pattern)   | $R_{L} = 100 \Omega$<br>Figure 1                  | f = 66 MHz               |                  | 263 | 350 | mA    |  |
| I <sub>CCXD</sub><br>(Master) | Supply Current Powered Down   | $\overline{\text{MS}_{PWDN}} = 0.1V,$<br>DEN = 0V |                          |                  | 22  | 200 | μA    |  |
| I <sub>CCXD</sub>             | Worst Cast Power Saving Per   | $\overline{\text{MS}}_{\text{PWDN}} = 3V,$        | 66 MHz                   |                  | 6   |     | mA    |  |
| (Ind. Ch)                     | Channel Disabled  | $\overline{PWDNn} = 0V$                           | 25 MHz                   |                  | 3.6 |     | mA    |  |

Serializer Timing Requirements for TCLK Over recommended operating supply and temperature ranges unless otherwise specified.(Notes 2, 3)

| Symbol            | Parameter             | Conditions | Pin/Freq. | Min   | Тур | Max | Units             |   |    |  |  |  |  |    |    |    |    |
|-------------------|-----------------------|------------|-----------|-------|-----|-----|-------------------|---|----|--|--|--|--|----|----|----|----|
| +                 | Transmit Clock        |            |           | 15.15 |     | 40  | ns                |   |    |  |  |  |  |    |    |    |    |
| t <sub>TCP</sub>  | Period                |            |           | 15.15 |     | 40  | 115               |   |    |  |  |  |  |    |    |    |    |
| +                 | Transmit Clock High   |            |           | 40    | 50  | 60  | %                 |   |    |  |  |  |  |    |    |    |    |
| t <sub>TCIH</sub> | Time                  |            |           | 40    | 50  | 00  | /0                |   |    |  |  |  |  |    |    |    |    |
| +                 | Transmit Clock Low    | Figure 3   | TCLK      | 40    | 50  | 60  | %                 |   |    |  |  |  |  |    |    |    |    |
| t <sub>⊤CIL</sub> | Time                  |            |           |       |     |     |                   |   |    |  |  |  |  | 40 | 50 | 00 | /0 |
| +                 | TCLK Input Transition |            |           |       | 3   | 6   |                   |   |    |  |  |  |  |    |    |    |    |
| t <sub>CLKT</sub> | Time                  |            |           |       |     |     | 3                 | 0 | ns |  |  |  |  |    |    |    |    |
| t <sub>JIT</sub>  | TCLK Input Jitter     |            |           |       |     | 80  | ps <sub>rms</sub> |   |    |  |  |  |  |    |    |    |    |

### **Serializer Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified (Notes 2, 3)

| Symbol            | Parameter                                    | Conditions                                     | Pin/Freq.              | Min                  | Тур | Max                  | Units |
|-------------------|--|--|------------------------|----------------------|-----|----------------------|-------|
| t <sub>LLHT</sub> | Bus LVDS<br>Low-to-High<br>Transition Time   | $R_L = 100\Omega$<br>$C_L=10pF$ to GND         |                        | 198                  | 236 | 400                  | ps    |
| t <sub>LHLT</sub> | Bus LVDS<br>High-to-Low<br>Transition Time   | (Note 5)<br>Figure 2                           | Note 5)                |                      | 232 | 400                  | ps    |
| t <sub>DIS</sub>  | DIN (0-9) Setup to<br>TCLK                   | $R_L = 100\Omega$ ,                            |                        | 1.5                  |     |                      | ns    |
| t <sub>DIH</sub>  | DIN (0-9) Hold from<br>TCLK                  | C <sub>L</sub> =10pF to GND<br><i>Figure 4</i> | DINn(0-9), TCLK        | 1.5                  |     |                      | ns    |
| t <sub>HZD</sub>  | DO ± HIGH to<br>TRI-STATE Delay              |  |                        |                      | 5.7 | 12                   | ns    |
| t <sub>LZD</sub>  | DO ± LOW to<br>TRI-STATE Delay               | $R_L = 100\Omega$ ,                            | DOn+, DOn-, DEN        |                      | 6.9 | 12                   | ns    |
| t <sub>zHD</sub>  | DO ± TRI-STATE to<br>HIGH Delay              | C <sub>L</sub> =10pF to GND<br><i>Figure 5</i> | DOII+, DOII-, DEN      |                      | 6.2 | 12                   | ns    |
| t <sub>zLD</sub>  | DO ± TRI-STATE to<br>LOW Delay               |  |                        |                      | 5.8 | 12                   | ns    |
| t <sub>SPD</sub>  | SYNC Pattern Delay,<br>Figure 8              | R <sub>L</sub> = 100Ω                          | TCLK, SYNCn,           | 4*t <sub>TCP</sub>   |     | 5*t <sub>TCP</sub>   | ns    |
| t <sub>PLD</sub>  | Serializer PLL Lock<br>Time, <i>Figure 6</i> | C <sub>L</sub> =10pF to GND                    | DOn+, DOn-,<br>MS_PWDN | 510*t <sub>TCP</sub> |     | 513*t <sub>TCP</sub> | ns    |

DS92LV8028

| Symbol            | Parameter                           | Conditions   | Pin/Freq.                                       | Min                    | Тур                    | Max                  | Unit |
|-------------------|-------------------------------------|--|---|------------------------|------------------------|----------------------|------|
| t <sub>SD</sub>   | Serializer Delay                    | $R_L = 100\Omega$<br>$C_L=10pF$ to GND<br>Figure 7 | DINn(0-9), TCLK,<br>DOn+, DOn-                  | t <sub>TCP</sub> + 3.2 | t <sub>TCP</sub> + 3.5 | t <sub>TCP</sub> + 6 | ns   |
| t <sub>ICR</sub>  | Individual Channel<br>Power up Time | <b>D</b> 1000                                      | TCLK, DOn+,<br>DOn-, PWDNn                      | 60*t <sub>TCP</sub>    | 63*t <sub>TCP</sub>    | 70*t <sub>TCP</sub>  | ns   |
| t <sub>MCR</sub>  | Master Power up<br>Time             | $R_L = 100\Omega$ ,<br>$C_L=10pF$ to GND           | TCLK, DOn+,<br>DOn-, MS_PWDN<br><i>Figure 6</i> | 510*t <sub>TCP</sub>   |                        | 513*t <sub>TCP</sub> | ns   |
| t <sub>STE</sub>  | @Speed Test Enable<br>Time          | $R_L = 100\Omega$                                  | BIST_ACT,<br>BIST_SEL (0:3),                    |                        | 10*t <sub>TCP</sub>    |                      | ns   |
| t <sub>STD</sub>  | @Speed Test Disable<br>Time         | $R_L = 100\Omega$                                  | TCLK, DOn+,<br>DOn-                             |                        | 7*t <sub>TCP</sub>     |                      | ns   |
| t                 | Channel to Channel                  | $R_L = 100\Omega$ ,                                | 25 MHz  |                        | 130                    |                      | ps   |
| t <sub>SKEW</sub> | Skew                                | $C_L=10pF$ to GND                                  | 66 MHz  |                        | 80                     |                      | ps   |
| +                 | Random Jitter                       | $R_L = 100\Omega$ ,<br>$C_L=10pF$ to GND           | 25MHz   |                        | 18.4                   | 20.7                 | ps   |
| t <sub>RJIT</sub> | nandom sitter                       | (Note 5)<br>(Note 6)                               | 66MHz   |                        | 7.5                    | 8.8                  | ps   |
| t                 | Deterministic Jitter,               | $R_L = 100\Omega$ ,<br>$C_L=10pF$ to GND           | 25MHz   | -130                   | -45                    | 40                   | ps   |
| t <sub>DJIT</sub> | Figure 9                            | (Note 5)   | 66MHz   | -190                   | -92                    | -40                  | ns   |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

66MHz

-190

-92

-40

ps

Note 2: Typical values are given for V\_{CC} = 3.3V and T\_A = +25  $^\circ\text{C}.$ 

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground except VOD, and  $\triangle$ VOD which are differential voltages.

Note 4: BIST\_SEL pins are pull-up internally.

Note 5:  $t_{LLHT}$ ,  $t_{DJIT}$  and  $t_{RJIT}$  specifications are Guaranteed by Design using statistical analysis.

(Note 7)

Note 6: t<sub>RJIT</sub> specification is the rms jitter measurement of the serializer output when the device is transmitting SYNC pattern.

Note 7: t<sub>DJIT</sub> specification is measured with the serializer output transmitting PRBS pattern from the internal BIST mode. It is a measurement of the center distribution of 0V (differential) crossing in comparison with the ideal bit position. See *Figure 9* 

### **AC Timing Diagrams and Test Circuits**




FIGURE 1. 'Worst Case Icc Test Pattern

### AC Timing Diagrams and Test Circuits (Continued)




FIGURE 2. Serializer Bus LVDS Output Load and Transition Times




FIGURE 3. Serializer Input Clock Transition Time






FIGURE 4. Serializer Setup/Hold Times

DS92LV8028





### **Functional Description**

The DS92LV8028 combines eight 10:1 serializers into a single chip. Each of the eight serializers accepts 10 or less data bits. The serializers then multiplex the data into a serial stream with embedded clock bits and route to the LVDS output. The LVDS output is a 5 mA current loop driver. It provides enough drive for point-to-point and lightly loaded multidrop applications. The serialized data stream is compatible with the DS92LV1210, DS92LV1212A, DS92LV1224, DS92LV1260 10-bit deserializers from National Semiconductor.

Each of the eight channels on the DS92LV8028 has their own serializer function but share a single PLL. There is a single Transmit Clock (TCLK) for all eight channels. The data on all eight 10-bit interfaces is latched into the device with the rising edge of TCLK. Each of the serialized data streams is independent of the others and includes the embedded clock information. The skew between the serializer outputs is minimal.

There is a master power-down signal ( $\overline{\text{MS}}_{\text{PWDN}}$ ) to put the entire device into a low power consumption state. In addition, there is a power-down control signal for each of the eight channels. This allows the device to efficiently operate as one to eight 10-bit serializers.

The @SPEED TEST signal initiates the sending of a random data pattern over the LVDS links. This allows for testing the links for bit error rates at the frequency they will be carrying data. In addition, the JTAG boundary scan circuits will be added to the device at a later date. The JTAG signal pins are reserved on this version. See package connection diagram.

The DS92LV8028 has four operating modes. They are the Initialization, Data Transfer, Resynchronization, @SPEED TEST states. In addition, there are two passive states: Power-down and TRI-STATE.

The following sections describe each operating mode and passive state.

### Initialization

Before the '8028 serializes and transmits data, it and the receiving deserializer device(s) must initialize the link. Initialization refers to synchronizing the Serializer's and the Deserializer's PLLs to local clocks. The local clocks should be the same frequency, or within the specified range if from different sources. After all devices synchronize to local clocks, the Deserializers synchronize to the Serializers as the second and final initialization step.

Step 1: After applying power to the serializer, the outputs are held in TRI-STATE and the on-chip power-sequencing circuitry disables the internal circuits. When Vcc reaches VccOK (2.1V), the PLL in the serializer begins locking to the local clock (TCLK). A local on-board data source or other source provides the specified clock input to the TCLK pin.

After locking to TCLK, the serializer is now ready to send data or SYNC patterns, depending on the level of the SYNC input or a data stream at the data inputs. The SYNC pattern sent by the serializer consists of six ones and six zeros switching at the input clock rate.

Step 2: The Deserializer PLL must synchronize to the Serializer to complete the initialization. (Refer to the deserializer data sheet for operation details during this step of the Initialization State.) The Deserializer identifies the rising clock edge in a synchronization pattern or non-repetitive data pattern. Depending on the data pattern that it is being transmitted, the Deserializer will synchronize to the data stream from the Serializer after some delay. At the point where the Deserializer's PLL locks to the embedded clock, the LOCK pin goes low and valid data appears on the output.

The user's application determines control of the SYNC signal input. One recommendation is a direct feedback loop from the LOCK pin on the deserializer. The serializer stops sending SYNC patterns when the SYNC input returns to a low state.

### **Data Transfer**

After initialization, the serializer accepts data from the inputs DINn0 to DINn9. The serializer uses the rising edge of the TCLK input to latch incoming data. If the SYNCn input is high for 4 TCLK cycles, the data on DINn0-DINn9 is ignored and SYNC pulses are transferred.

The serial data stream includes a start bit and stop bit appended by the serializer, which frame the ten data bits. The start bit is always high and the stop bit is always low. The start and stop bits also function as clock bits embedded in the serial stream.

The Serializer transmits the data and clock bits (10+2 bits) at 12 times the TCLK frequency. For example, if TCLK is 40 MHz, the serial rate is 40 X 12 = 480 Mbps. Since only 10 bits are from input data, the serial 'payload' rate is 10 times the TCLK frequency. For instance, if TCLK = 40 MHz, the payload data rate is 40 X 10 = 400 Mbps. TCLK is provided by the data source and must be in the range 25 MHz to 66 MHz nominal.

The serializer outputs  $(DO0 \pm - DO7 \pm)$  can drive a point-topoint connection or lightly loaded multidrop connections. The outputs transmit data when the driver enable pin (DEN) is high,  $\overline{\text{MS}}_{PWDN}$  and  $\overline{\text{PWDNn}}$  are high, and SYNCn is low. When DEN is driven low, all the serializer output pins will enter TRI-STATE.

When any one of eight attached Deserializer channels synchronizes to the input from the Serializer, it drives its LOCK pin low and synchronously delivers valid data on the output. The Deserializer locks to the embedded clock, uses it to generate multiple internal data strobes, and drives the embedded clock on the RCLK pin. The RCLK is synchronous to the data on the ROUT pins. While LOCK is low, data on ROUT is valid. Otherwise, ROUT is invalid.

### Resynchronization

Whenever one of the connected DS92LV1212, '1212A, '1224, or '1260 deserializers loses lock, it will automatically try to resynchronize to the data stream from the serializer. If the data stream is not a repetitive pattern, then the deserializer will automatically lock.

For example, if the deserializer's received embedded clock edge is not detected two times in succession, the PLL loses lock and the LOCK pin is driven high. The '1212, '1212A, '1224, or '1260 deserializers will automatically begin searching for the embedded clock edge. If it is a random data pattern, the deserializer will lock to that stream. If the data pattern is repetitive, the deserializer's PLL will not lock in order to prevent the deserializer to lock to the data pattern rather than the clock. We refer to such patterns as repetitivemultiple-transition, RMT.

Therefore, if the data stream is not random data or the deserializer is the DS92LV1210, there needs to be a feedback path from the deserializer to the serializer. This feedback path can be as simple as connecting the deserializer's

### Functional Description (Continued)

LOCK pin to the serializer's SYNC pin. This will automatically signal the serializers to send SYNC patterns whenever the deserializer loses lock.

The user has the choice of allowing the deserializer to resynchronize to the data stream, or to force synchronization by pulsing the Serializer SYNC pin. This scheme is left up to the user discretion.

### Power-down

The Power-down state is a low power sleep mode that the Serializer and Deserializer typically occupy while waiting for initialization, or to reduce power when there are no pending data transfers. The DS92LV8028 serializers enter Power-down when  $\overline{\text{MS}}_{PWDN}$  is driven low. In Power-down, the PLL stops and the outputs go into TRI-STATE. To exit Power-down, the system drives  $\overline{\text{MS}}_{PWDN}$  high.

Each of the serializers in the '8028 also has an individual power down, PWDNn control pin. This control enables the deactivation of individual serializers while allowing others to operate normally. The benefit is that spare serializers can be allocated for backup operation, but not consuming power until employed for data transfers.

Upon exiting Power-down, the Serializer enters the Initialization state. The system must then allow time to initialize before data transfer can begin.

### TRI-STATE

See (Note 4)

When the system drives DEN pin low, the serializer outputs enter TRI-STATE. This will TRI-STATE the output pins (DO0 $\pm$  to DO7 $\pm$ ). When the system drives DEN high, the

### TABLE 1. Truth Table (BIST mode)

No BIST function performed when BIST\_SEL (0:3) are set from 9H to FH even when BIST\_ACT is set at HIGH.

| See (Note 4) |              |              |              |              |                         |
|--------------|--------------|--------------|--------------|--------------|-------------------------|
| BIST_ACT     | BIST_SEL <3> | BIST_SEL <2> | BIST_SEL <1> | BIST_SEL <0> | MODE                    |
| Н            | L            | L            | L            | L            | BIST on channel 0       |
| Н            | L            | L            | L            | Н            | BIST on channel 1       |
| Н            | L            | L            | Н            | L            | BIST on channel 2       |
| Н            | L            | L            | Н            | Н            | BIST on channel 3       |
| Н            | L            | Н            | L            | L            | BIST on channel 4       |
| Н            | L            | Н            | L            | Н            | BIST on channel 5       |
| Н            | L            | Н            | Н            | L            | BIST on channel 6       |
| Н            | L            | Н            | Н            | Н            | BIST on channel 7       |
| н            | Н            | L            | L            | L            | BIST on ALL<br>CHANNELS |
| L            | Х            | Х            | Х            | Х            | NO BIST                 |
| L            | Н            | Н            | Н            | Н            | Default - NO BIST       |

serializers will return to the previous state as long as all other control pins remain static (PWDNn, TCLK, SYNCn, and DINn[0:9]).

### **@SPEED Test Feature**

Since the high-speed LVDS serial data transmission line quality is essential to the chipset operation, a means of checking this signal integrity is built into the DS92LV8028 serializer. Each Serializer channel has the ability to transfer an internally generated PRBS data pattern. This pattern traverses the transmission line to the deserializer. Specific deserializers (SCAN921224 for example) have the complement PRBS pattern verification circuit. The deserializer checks the data pattern for bit errors and reports any errors on the test verification pins on the deserializer.

The @SPEED feature uses 5 signal pins. The BIST\_SEL[0:3] and BIST\_ACT pins together determine the functions of the BIST mode. The BIST\_ACT signal activates the test feature. The BIST\_SEL[0:2] select 1 of 8 channels as the output for the BIST pattern. All channels perform BIST when BIST\_ACT = H and BIST\_SEL[0:3]=08H.

The JTAG pins are reserved on this version of the serializer. They will be JTAG compliant functionality on the next version. The @SPEED test will also be available through a JTAG command when available.

### **Functional Block Diagram**




FIGURE 11. DS92LV8028 Functional Block Diagram

### **Application Information**

### USING THE DS92LV8028

The DS92LV8028 is an easy to use serializer that combines eight 10:1 serializers into a single chip with a maximum payload of 5.28Gbps. Each of the eight serializers accepts 10 or less data bits. The serializers then multiplex the data into a serial data stream with embedded clock bits and route to the LVDS output at up to 660Mbps per channels. The LVDS output is a 5 ma current loop driver that can be used for point-to-point and lightly loaded multidrop applications. Each of the eight channels has their own serializer function but share a single Transmit Clock (TCLK) with a single PLL for the entire chip. The data on all eight channels is latched into the device with the rising edge of TCLK and the data stream is compatible with the DS92LV1210, DS92LV1212A, DS92LV1224, DS92LV1260 deserializers from National Semiconductor.

If using less than 10 bits of data, it is recommended to tie off adjacent bits to the embedded clock bits to prevent causing a RMT in the data payload. For example, if only using 8 bits, tie D0 High and D9 Low.

### **Power Considerations**

All CMOS design of the Serializer and Deserializer makes them inherently low power devices. Additionally, the constant current source nature of the LVDS outputs minimize the slope of the speed vs.  $I_{\rm CC}$  curve of CMOS designs.

## PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the BLVDS devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate highfrequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitic, especially proven effective at high frequencies above approximately 50MHz, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

It is a recommended practice to use two vias at each power pin as well as at all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance by up to half, thereby reducing interconnect inductance and extending the effective frequency range of the bypass components. Locate RF capacitors as close as possible to the supply pins, and use wide low impedance traces (not 50 Ohm traces). Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins straight to the power and ground plane, with the bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting a power or ground pin to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. User must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30MHz range. To provide effective bypassing, very often, multiple capacitors are used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two via from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate CMOS (TTL) swings away from the LVDS lines to prevent coupling from the CMOS lines to the LVDS lines. Closely-coupled differential lines of 100 Ohms are typically recommended for LVDS interconnect. The closelycoupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. Also the tight coupled lines will radiate less.

### TRANSMISSION MEDIA

The DS92LV8028 Serializers can be used in point-to-point configuration of a backplane across PCB traces or through cable interconnect. In point-to-point configurations the transmission media needs only to be terminated at the receiver end. The DS92LV8028 may also be used with double terminations for a total load or 50 Ohms for use in certain limited multidrop applications. Termination impedances lower than 50 Ohms is not recommended.

### TERMINATION

Termination of the LVDS interconnect is required. For pointto-point applications termination should be located at the load end. Nominal value is 100 Ohms to match the line's differential impedance. Place the resistor as close to the receiver inputs as possible to minimize the resulting stub between the termination resistor and receiver.

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the national web site at: www.national.com/lvds

### DS92LV8028 BLVDS SERIALIZER BYPASS RECOMMENDATIONS

General device specific guidance is given below. Exact guidance can not be given as it is dictated by other board level /system level criteria. This includes the density of the board, power rails, power supply, and other integrated circuit power supply needs.

For a typical application circuit, please see Figure 12.

### DVDD = DIGITAL SECTION POWER SUPPLY

These pins supply the digital portion of the device. A  $0.1 \mu$  capacitor is sufficient for these pins.

### Application Information (Continued)

### PVDD = PLL SECTION POWER SUPPLY

The PVDD pin supplies the PLL circuit. The PLL(s) require clean power for the minimization of Jitter. A supply noise frequency in the 300kHZ to 1MHz range can cause increased output jitter. Certain power supplies may have switching frequencies or high harmonic content in this range. If this is the case, filtering of this noise spectrum may be required. A notch filter response is best to provide a stable VDD, suppression of the noise band, and good highfrequency response (clock fundamental). This may be accomplished with a pie filter (CRC or CLC). The pie filter should be located close to the PVDD power pin. Separate power planes for the PVDD pins is typically not required.

### AVDD = LVDS SECTION POWER SUPPLY

Application Diagram

The AVDD pin supplies the LVDS portion of the circuit. The DS92LV8028 has nine AVDD pins. Due to the nature of the design, current draw is not excessive on these pins. A 0.1uF

capacitor is sufficient for these pins. If space is available, a 0.01uF may be used in parallel with the 0.1uF capacitor for additional high frequency filtering.

### GROUNDs

The AGND pin should be connected to the signal common in the cable for the return path of any common-mode current. Most of the LVDS current will be odd-mode and return within the interconnect pair. A small amount of current may be even-mode due to coupled noise, and driver imbalances. This current should return via a low impedance known path. A solid ground plane is recommended for DVDD, PVDD and AVDD. Using a split plane may have a potential problem of ground loops, or difference in ground potential at various ground pins of the device.




FIGURE 12. Typical Application Circuit

| <u> </u>    |
|-------------|
| S           |
| 8           |
| ř           |
| <pre></pre> |
| 00          |
| 0           |
| N           |
|             |


**Pin Diagram** (48) (A3) (A5) (A7) (A 1 0) (A11) ( A4 ) ( 86 ) ( 49 ) (A12) Α2 (A13) (A14 A 1 DGND DGND BIST\_SEL<1 DV<sub>DD</sub> DGND > TMS D<sub>OUT7+</sub> D<sub>OUT6+</sub> D<sub>OUT5+</sub> D<sub>OUT4-</sub> D<sub>OUT3</sub>-D<sub>OUT2</sub>-D<sub>OUT1-</sub> D<sub>OUTO-</sub> (B13) B1 (в2 (вз) (в4 (в5) (ве (в7) **(** 88 ) (в9) (B10) (B11 (B12) (B14 BIST\_ACT BIST\_SEL<0> TDI DV<sub>DD</sub> DGND DGND D<sub>OUT7</sub>-D<sub>OUT6</sub>-D<sub>OUT5</sub>-D<sub>OUT4+</sub> D<sub>OUT3+</sub> D<sub>OUT2+</sub> D<sub>OUT1+</sub> D<sub>OUTO+</sub> C1 ( C4 ) (c7) ( 83 ) (011) **(**C12) **(**C13 (C14) ( C2 ) C3 ( C6 ) C9 (C10) **(** C5 )  ${\rm AV}_{\rm DD}$  $\mathrm{DV}_\mathrm{DD}$  $\mathrm{DV}_\mathrm{DD}$ AGND AGND AV<sub>DD</sub> TRSTN PGND DGND DGND AGND тск TDO  $AV_{DD}$ (D7) D1 D2 D3 ( D4 ( D5 ) ( D6 ) D8 D9 (D10) (D11 (D12) (D13) (D14) BIST\_SEL<3> DGND AGND AGND  $AV_{DD}$ PGND PVDD PVDD DV<sub>DD</sub> AVDD  $AV_{DD}$ AGND DVDD DVDD ( E6 (E7) E1 E2 E3 ( E4 ) ( E5 ( E8 ) E9 (E10) (E11) (E13) (E14) (E12) D<sub>IN7</sub> < 6 > D<sub>IN7</sub> < 4> AVDD DGND BIST\_SEL<2> DGND DGND DGND AGND AGND AVDD DGND DGND DGND (F3) (F7) ( F1 (F2) F4 F5 (F6) (F8) F9 (F10 (F11) (F12) (F13 (F14) D<sub>IN7</sub> <7> D<sub>IN7</sub> <9> D<sub>IN7</sub> <8> D<sub>IN0</sub> < 0> D<sub>IN0</sub> < 2>  $D_{1N7} < 1 >$ DVDD DGND  $\mathrm{DV}_\mathrm{DD}$  $\mathrm{DV}_\mathrm{DD}$ DGND DVDD TCLK AVDD (<sup>69</sup>) (G6) (G7) (G8) (G11) (G14) (G1) G2 G3 (G4) G5 (G10) (G12) (G13) D<sub>IN7</sub> < 2> D<sub>IN7</sub> < 3> D<sub>IN6</sub> <7> D<sub>IN0</sub> < 4 > D<sub>IN0</sub> < 1 > D<sub>IN7</sub> <5> NC1  $\mathrm{DV}_\mathrm{DD}$ AGND NC11 NC12  $\mathrm{DV}_\mathrm{DD}$ D<sub>IN0</sub> < 3> DV<sub>DD</sub> (H14) H1 H2 Н3 (н4 Н5 Н6 (н7) (н8) Н9 (H10) (H11 (H12) (H13 D<sub>IN6</sub> < 9> DVDD D<sub>IN6</sub> <8> D<sub>IN7</sub><0> D<sub>IN6</sub> < 6> NC7 NC10 DGND D<sub>IN0</sub> <5> D<sub>IN0</sub> <7> NC3 NC2 D<sub>IN0</sub> <9> D<sub>IN0</sub> < 6 > (J8) (J9) (J1 J2 J3 (J4) ( J5 ( J6 (J7) (J10) (J11) (J12) (J13) (J14) D<sub>IN6</sub> < 5> D<sub>IN6</sub> < 3> D<sub>IN6</sub> <4> D<sub>IN6</sub> < 2> NC4 NC5 NC6 SYNC<0> NC8 NC9 D<sub>IN 1</sub> < 1 > D<sub>IN0</sub> <8> D<sub>IN1</sub> < 2> D<sub>IN1</sub> < 0> (к1) (к2) (к7) (ка) К9 (K10) (K11) (K12 (K13) (K14) K3 (к4 (к5) (кб) D<sub>IN6</sub> < 1 >  $D_{1N6} < 0 >$ D<sub>IN5</sub> < 3> D<sub>IN4</sub> <7> SYNC<4> DGND SYNC<6> SYNC<2> SYNC<3> DGND D<sub>IN 1</sub> <8> D<sub>IN 1</sub> < 3> D<sub>IN1</sub> <5> D<sub>IN1</sub> <4> L3 L5 (L7) L8 L9 (L10) (L11) (L12) (L14)( L1 (L2) L4 (L6) (L13) SYNC<7> SYNC<5> D<sub>IN5</sub><5> D<sub>IN4</sub><9> D<sub>IN4</sub> < 0> D<sub>IN3</sub><9> D<sub>IN3</sub><7> D<sub>IN3</sub><4> D<sub>IN2</sub> <9> D<sub>IN1</sub> < 6 >  $D_{|N4} < 4 >$ D<sub>IN3</sub> < 1 > D<sub>IN 1</sub> < 9> D<sub>IN1</sub> <7> (M12 M 1 M 2 М3 M4 М5 М6 м7 Μ8 М9 M10 (м11 M13 (м14 D<sub>IN2</sub> <5> PWDN <1> PWDN<7> PWDN<6>  $D_{|N5} < 1 >$  $D_{1N4} < 5 >$ D<sub>IN3</sub><6> D<sub>IN3</sub><5> D<sub>IN3</sub> < 2> DGND DEN D<sub>IN5</sub> <7> D<sub>IN4</sub> < 2> D<sub>IN2</sub><7> ( N7 N9 (N10 (N14 (N1) N2 Ν3 N4 N5 ( N6 N8 (N11 (N12) (N13) PWDN<5> PWDN<4> D<sub>IN5</sub><8> DIN2 <1> SYNC<1> PWDN<0> MS\_PWDN D<sub>IN5</sub> <4> D<sub>IN5</sub> <0> D<sub>IN4</sub> <6> D<sub>IN4</sub> <1> D<sub>IN3</sub> <0> D<sub>IN2</sub> <6> D<sub>IN2</sub> < 3> (P1) Ρ2 Ρ3 P4 Ρ5 P6 Ρ7 P8 Ρ9 P10 (P11 (P12 (P14 P13 DGND D<sub>IN5</sub> <9> D<sub>IN5</sub> <6> D<sub>IN5</sub> <2> 20027202

Top View of DS92LV8028 (196-pin LBGA)

### **Pin Descriptions**

| Pin Number   | Name              | Туре               | Description   |
|--|-------------------|--------------------|---|
| C7, C9, C10, D6, D7, D9,<br>E5, E7, G7   | AGND              |                    | Analog ground.  |
| C6, C8, C11, D5, D8, D10,<br>E6, E8, F7  | AVDD              |                    | Analog power supply.  |
| B12  | BIST_ACT          | 3.3 V<br>CMOS<br>I | BIST Active. Control pin for BIST mode enable.When<br>BIST_ACT = H and BIST_SEL (0:3) = 0H to 8H, device will go<br>to BIST mode accordingly. See <i>Table 1</i> Default at Low |
| A13, B13, D11, E11   | BIST_SEL<br>(0:3) | 3.3 V<br>CMOS<br>I | BIST select. Control pins for which serializer is set for BIST mode. See <i>Table 1</i> (Note 4) Default at $V_{DD}$  |
| M14  | DEN               | 3.3 V<br>CMOS<br>I | Serializer output data enable. Enable data output DOUTn (0:9).<br>n = serializer number. When driven low, puts the Bus LVDS<br>outputs in TRI-STATE. Default at Low.            |
| A2, A3, A12, B2, B3, C2, C4,<br>D12, E1, E2, E9, E10, E12,<br>E13, E14, F6, F10, H10, K6,<br>K10, M13, P1  | DGND              |                    | Digital Ground.   |
| E3, E4, F1, F2, F3, F4, F11,<br>F12, G1, G2, G3, G4, G11,<br>G12, G14, H1, H2, H3, H4,<br>H11, H12, H13, H14, J1, J2,<br>J3, J4, J11, J12, J13, J14,<br>K1, K2, K3, K4, K11, K12,<br>K13, K14, L3, L4, L5, L6, L7,<br>L8, L9, L10, L11, L12, L13,<br>L14, M3, M4, M5, M6, M7,<br>M8, M9, M10, M11, N3, N4,<br>N5, N6, N7, N8, N9, N10,<br>N11, P2, P3, P4, P5, P6, P7,<br>P8, P9, P10 P11, P12 | DINnx             | 3.3 V<br>CMOS<br>I | Data input. Inputs for the ten bit serializers. n = serializer<br>number, x = bit number. Default at Low.   |
| B11-A11, B10-A10, B9-A9,<br>B8-A8, B7-A7, A6-B6,<br>A5-B5, A4-B4   | Doutn±            | Bus LVDS<br>O      | Bus LVDS differential outputs. n = serializer number.   |
| A1, B1, C3, C5, D4, D13,<br>D14, F5, F8, F9, F13, G6,<br>G10, G13, H7,   | DVDD              |                    | Digital power supply.   |
| N14  | MS_PWDN           | 3.3 V<br>CMOS<br>I | Master Powerdown. MS_PWDN driven low shuts down the PLI<br>and TRI-STATE all outputs, putting the device into a low power<br>'sleep' mode. Default at Low.                      |

| Pin Number   | Name       | Туре               | Description   |
|--|------------|--------------------|---|
| G5, G8, G9, H5, H6, H8, H9,<br>J5, J6, J7, J9, J10 | INC(1112)  |                    | No connect.   |
| C1, D1   | PGND       |                    | PLL ground.   |
| D2, D3   | PVDD       |                    | PLL power supply.   |
| N1, N2, N13, M1, M2, M12,<br>P13, P14              | PWDN (0:7) | 3.3 V<br>CMOS<br>I | Individual Powerdown. PWDN (0:7) driven low puts individual serializer into TRI-STATE, low power 'sleep' mode. Default at Low.  |
| J8, K5, K7, K8, K9, L1, L2,<br>N12                 | SYNC (0:7) | 3.3 V<br>CMOS<br>I | SYNC pattern enable. When driven high for a mininum of 4 cycles, SYNC patterns will be transmitted on the Bus LVDS serial output. The SYNC pattern sent by the serializer consists of six ones and six zeros switching at the input clock rate.<br>SYNC pattern continues to be sent if SYNC continues at high. Default at Low. See <b>Functional Description</b> . |
| C13  | ТСК        |                    | JTAG pin. Reserved for future use. Leave this pin floating.   |
| B14  | TDI        |                    | JTAG pin. Reserved for future use. Leave this pin floating.   |
| C14  | TDO        |                    | JTAG pin. Reserved for future use. Leave this pin floating.   |
| A14  | TMS        |                    | JTAG pin. Reserved for future use. Leave this pin floating.   |
| C12  | TRSTN      |                    | JTAG pin. Reserved for future use. Leave this pin floating.   |
| F14  | TCLK       | 3.3 V<br>CMOS<br>I | Transmit Clock. Input for 25MHz - 66 MHz (nominal) system clock.  |



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.