


PI74ALVCH162268

12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs

Product Features

- PI74ALVCH162268 is designed for low voltage operation $V_{CC} = 2.3V \text{ to } 3.6V$
- Hysteresis on all inputs
- Typical VOLP (Output Ground Bounce) < 0.8V at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$
- Typical VOHV (Output VOH Undershoot) < 2.0 V at $V_{CC} = 3.3 \text{V}$, $T_A = 25 ^{\circ}\text{C}$
- B-port outputs have equivalent 26Ω series resistors, no external resistors are required.
- Bus Hold retains last active bus state during 3-state eliminates the need for external pullup resistors
- Industrial operation at -40°C to +85°C
- Packages available:
 - -56-pin 240 mil wide plastic TSSOP (A56)

Logic Block Diagram



Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced in the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.

This 12-bit to 24-bit registered bus exchanger is designed for 2.3V to $3.6V\ V_{cc}$ operation.

The PI74ALVCH162268 is used for applications in which data must be transferred from a narrow high-speed bus to a wide, lower frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock enable (CLKEN) inputs are low. The select (SEL) line is synchronous with CLK and selects 1B or 2B input data for the A outputs.

For data transfer in the A-to-B direction, a two stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B-port. Data flow is controlled by the active-low output enables (OEA, OEB). These control terminals are registered so bus direction changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12mA, include equivalent 26Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and \overline{OE} should be tied to V_{CC} through a pullup resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver. Because OE is being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Product Pin Description

Pin Name	Description
ŌĒ	Output Enable Input (Active LOW)
CLK	Clock
SEL	Select (Active Low)
CLKEN	Clock Enable (Active Low)
A,1B,2B	3-State Outputs
GND	Ground
Vcc	Power

$Truth\,Tables^{(1)}$

Output Enable

	INPUTS	OUTPUTS		
CLK	ŌĒĀ	OEB	A	1B,2B
1	Н	Н	Z	Z
1	Н	L	Z	Active
1	L	Н	Active	Z
1	L	L	Active	Active

A to B STORAGE $(\overline{OEB} = L)$

	INPUTS	OUT	PUTS		
CLKENA1	CLKENA2	CLK	A 1B		2B
Н	Н	X	X	1B0 ⁽³⁾	2B0 ⁽³⁾
L	L	1	L	L ⁽²⁾	X
L	L	1	Н	H ⁽²⁾	X
X	L	1	L	X	L
X	L	1	Н	X	Н


B to A STORAGE $(\overline{OEA} = L)$

	Outputs					
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	A
Н	X	X	Н	X	X	A0 ⁽³⁾
X	Н	X	L	X	X	A0 ⁽³⁾
L	X	↑	Н	L	X	L
L	X	↑	Н	Н	X	Н
X	L	\uparrow	L	X	L	L
X	L	1	L	X	Н	Н

Notes:

- 1. H = High Signal Level, L = Low Signal Level
 - X = Irrelevant, Z = High Impedance
 - \uparrow = Transition, Low to High
- 2. Two CLK edges are needed to propagate data
- 3. Output level before the indicated steady state input conditions were established.

Product Pin Configuration





Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°
Supply Voltage Range, VCC0.5V to 4.6
Input Voltage Range, V _I :
Except I/O ports (See Note 1):0.5V to 4.6
I/O ports (See Notes 1 and 2) -0.5 V to $V_{CC} + 0.5$
Output Voltage Range, V_O (See Notes 1 and 2) $-0.5V$ to $V_{CC} + 0.5$
Input Clamp current, I_{IK} ($V_I < 0$)
Output Clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)±50m
Continous Output Current, I_O ($V_O = 0$ to V_{CC})±50m
Continous Current through each V _{CC} or GND±100m
Maximum Power Dissipation:
A package1
V package

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, $VCC = 3.3V \pm 10$ %)

Parameters	Description	Test Conditions ⁽³⁾	Min.	Тур.	Max.	Units
V _{CC}	Supply Voltage		2.3		3.6	
V _{IH}	Leave HICH Vokes	$V_{CC} = 2.3V \text{ to } 2.7V$	1.7			
VIH	Input HIGH Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$	2.0			
3.7	Louis LOW Walks	$V_{CC} = 2.3V \text{ to } 2.7V$			0.7	V
$V_{ m IL}$	Input LOW Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$			0.8	
V _{IN}	Input Voltage		0		V _{CC}	
V _{OUT}	Output Voltage		0		V _{CC}	
		$V_{CC} = 2.3V$			-12	
I _{OH}	HIGH-level Output Current (A Port)	$V_{CC} = 2.7V$			-12	
	($V_{CC} = 3.0V$			-24	
		$V_{CC} = 2.3V$			12	
I_{OL}	LOW-level Output Current (A Port)	$V_{CC} = 2.7V$			12	
	($V_{CC} = 3.0V$			24	
		$V_{CC} = 2.3V$			-6	mA
I_{OH}	HIGH-level Output Current (B Port)	$V_{CC} = 2.7V$			-8	1
	(= 2 334)	$V_{CC} = 3.0V$			-12	
	LOW-level	$V_{CC} = 2.3V$			6	
I_{OL}	Output Current	$V_{CC} = 2.7V$			8	1
	(B Port)	$V_{CC} = 3.0V$			12	

Notes:

- 1. The input and output negative-voltage ratings maybe exceeded if the input and outputclamp-current ratings are observed.
- 2. This value is limited to 4.6V maximum.
- 3. Unused control inputs must be held HIGH or LOW to prevent them from floating.



DC Electrical Characteristics-Continued (Over the Operating Range, $T_A = -40$ °C to +85°C, $V_{CC} = 3.3$ V ± 10 %

Parameters	Test Condition	ns	$V_{CC}^{(1)}$	Min.	Typ.(2)	Max.	Units
	$I_{OH} = -100\mu A$		Min. toMax.	V _{CC} -0.2			
	$I_{OH} = -6mA$	$V_{IH} = 1.7V$	2.3V	2.0			
VOH (A Port) VOH (B Port) VOL(A Port) II II (Hold) IOZ ⁽⁴⁾ ICC ΔICC CI Control Inputs		$V_{IH} = 1.7V$	2.3V	1.7			
VOH (A FOIL)	$I_{OH} = -12mA$	$V_{IH} = 2.0V$	2.7V	2.2			
		$V_{IH} = 2.0V$	3.0V	2.4			
	$I_{OH} = -24mA$	$V_{IH} = 2.0V$	3.0V	2.0			
	$I_{OH} = -100\mu A$		Min. to Max.	V _{CC} -0.2			
V _{OH} (B Port)	$I_{OH} = -4mA$	$V_{IH} = 1.7V$	2.3V	1.9			
	Ioxx 6mA	$V_{IH} = 1.7V$	2.3V	1.7			
	$I_{OH} = -6mA$	$V_{IH} = 2.0V$	3.0V	2.4			
	$I_{OH} = -8mA$	$V_{IH} = 2.0V$	2.7V	2.0			
	$I_{OH} = -12mA$	$V_{IH} = 2.0V$	3.0V	2.0			V
	$I_{OL} = 100 \mu A$		Min. to Max.			0.2	
	$I_{OL} = 6mA$	$V_{IL} = 0.7V$	2.3V			0.4	
V _{OL} (A Port)	Ι 12 ο Δ	$V_{IL} = 0.7V$	2.3V			0.7	
	$I_{OL} = 12$ mA	$V_{IL} = 0.8V$	2.7V			0.4	
	$I_{OL} = 24 \text{mA}$	$V_{IL} = 0.8V$	3.0V			0.55	
	I _{OL} = 100μA		Min. to Max.			0.2	
	$I_{OL} = 4mA$	$V_{IL} = 0.7V$	2.3V			0.4	
V (D. Dout)	I Com A	$V_{IL} = 0.7V$	2.3V			0.55	
VO <u>Г</u> (В Роп)	$I_{OL} = 6mA$	$V_{IL} = 0.8V$	3.0V			0.55	
	$I_{OL} = 8mA$	$V_{IL} = 0.8V$	2.7V			0.6	
	$I_{OL} = 12mA$	$V_{IL} = 0.8V$	3.0V			0.8	
I_{I}	$V_{I} = V_{CC} \text{ or GND}$		3.6V			±5	
	$V_I = 0.7V$		2.3V	45			
	$V_I = 1.7V$		2.3 v	-45			
I _I (Hold)	$V_I = 0.8V$		3.0V	75			
	$V_{\rm I} = 2.0 V$		3.0 V	-75			
	$V_{\rm I} = 0$ to $3.6V^{(3)}$		3.6V			±500	μΑ
$I_{OZ}^{(4)}$	$V_O = V_{CC}$ or GND		3.6V			±10	
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$		3.6V			40	
$\Delta I_{ ext{CC}}$	One input at V _{CC} - 0.6V, Other inputs at V _{CC} or GND		3V to 3.6V			750	
C _I Control Inputs	$V_{I} = V_{CC}$ or GND		3.3V		3.5		"E
C _{IO} A or B Ports	$V_{O} = V_{CC}$ or GND		3.3V		9		pF

Notes:

- 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at $V_{CC} = 3.3V$, +25°C ambient and maximum loading.
- 3. Bus hold maximum dynamic current required to switch the input from one state to another
- 4. For I/O ports, the $I_{\mbox{\scriptsize OZ}}$ includes the input leakage current.



Timing Requirements over Operating Range

D		D	V _{CC} = 2.5	$V \pm 0.2 V$	$V_{CC}=2.7 V$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		Units
Parameters		Description		Min. Max.		Max.	Min.	Max.	
faloak	Clock frequency		0	120	0	125	0	150	Mhz
tw	Pulse duration, CLK high or Low		3.3		3.3		3.3		ns
		A data before CLK↑	4.5		4		3.4		
		B data before CLK↑	0.8		1.2		1		1
		SEL before CLK↑	1.4		1.6		1.3		1
tsu	Setup time	CLKENA1 or CLKENA2 before CLK↑	3.6		3.4		2.8		ns
		CLKENB1 or CLKENB2 before CLK↑	3.2		3		2.5		
		OE before CLK↑	4.2		3.9		3.2		
		A data after CLK↑	0		0		0.2		ns
		B data after CLK↑	1.3		1.2		1.3		
		SEL after CLK↑	1		1		1		
t _H Hold time	Hold time	CLKENA1 or CLKENA2 after CLK↑	0.1		0.1		0.4		
		CLKENB1 or CLKENB2 after CLK↑	0.1		0		0.5		
		OE after CLK↑	0		0		0.2		
$\Delta t/\Delta v^{(1)}$	Input Transition Rise or Fall		0	10	0	10	0	10	ns/V

Notes:

Switching Characteristics over Operating Range(1)

Parameters From (INPUT)		To (OUTPUT)	$V_{CC} = 2.5$	$V_{\rm CC} = 2.5 \text{V} \pm 0.2 \text{V}$		$V_{\rm CC} = 2.7V$		$V_{\rm CC} = 3.3 \text{V} \pm 0.3 \text{V}$	
	(001101)	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max. ⁽²⁾		
f _{MAX}			120		125		150		MHz
t _{PD}		В	1.6	6.1		5.9	1.8	5.4	
t _{PD}		A (1B)	1.6	5.8		5.4	1.7	4.8	
tpD		B (2B)	1.6	5.8		5.3	1.8	4.8	
t _{PD}	CLV	A (SEL)	2.5	7.3		6.5	2.4	5.8	
t _{EN}	CLK	В	2.7	7.2		6.8	2.6	6.1	ns
t _{DIS}		В	2.8	7.2		6.1	2.5	5.9	
t _{EN}		A	2	6.2		5.6	1.8	5.1	
t _{DIS}		A	2	6.5		5.4	2.1	5	

Notes

- 1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.

^{1.} Unused control inputs must be held HIGH or LOW to prevent them from floating.



Operating Characteristics, $T_A = 25^{\circ}C$

Parameter		Test	$\mathbf{Vcc} = \mathbf{2.5V} \pm \mathbf{0.2V}$	$Vcc = 3.3V \pm 0.3V$	Units
		Conditions	Typical	Typical	Units
C _{PD} Power Dissipation	Outputs Enabled	C _L = 50pF,	87	120	"E
Capacitance	Outputs Disabled	F = 10 MHz	80.5	118	pF

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com