


**12-Bit To 24-Bit Registered Bus Exchanger
with 3-State Outputs**
Product Features

- PI74ALVCH162268 is designed for low voltage operation
 $V_{CC} = 2.3V$ to $3.6V$
- Hysteresis on all inputs
- Typical VOLP (Output Ground Bounce)
 $< 0.8V$ at $V_{CC} = 3.3V$, $T_A = 25^\circ C$
- Typical VOHV (Output VOH Undershoot)
 $< 2.0V$ at $V_{CC} = 3.3V$, $T_A = 25^\circ C$
- B-port outputs have equivalent 26Ω series resistors,
no external resistors are required.
- Bus Hold retains last active bus state during 3-state
eliminates the need for external pullup resistors
- Industrial operation at $-40^\circ C$ to $+85^\circ C$
- Packages available:
– 56-pin 240 mil wide plastic TSSOP (A56)

Logic Block Diagram

Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced in the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.

This 12-bit to 24-bit registered bus exchanger is designed for 2.3V to 3.6V V_{CC} operation.

The PI74ALVCH162268 is used for applications in which data must be transferred from a narrow high-speed bus to a wide, lower frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock enable (CLKEN) inputs are low. The select (SEL) line is synchronous with CLK and selects 1B or 2B input data for the A outputs.

For data transfer in the A-to-B direction, a two stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B-port. Data flow is controlled by the active-low output enables (\overline{OEA} , \overline{OEB}). These control terminals are registered so bus direction changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12mA, include equivalent 26Ω resistors to reduce overshoot and undershoot.


To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and \overline{OE} should be tied to V_{CC} through a pullup resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver. Because \overline{OE} is being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Product Pin Description

Pin Name	Description
\overline{OE}	Output Enable Input (Active LOW)
CLK	Clock
\overline{SEL}	Select (Active Low)
\overline{CLKEN}	Clock Enable (Active Low)
A,1B,2B	3-State Outputs
GND	Ground
Vcc	Power

Product Pin Configuration



Truth Tables⁽¹⁾

Output Enable

INPUTS			OUTPUTS	
CLK	\overline{OEA}	\overline{OEB}	A	1B,2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A to B STORAGE ($\overline{OEB} = L$)

INPUTS				OUTPUTS	
$\overline{CLKENA1}$	$\overline{CLKENA2}$	CLK	A	1B	2B
H	H	X	X	1B0 ⁽³⁾	2B0 ⁽³⁾
L	L	↑	L	L ⁽²⁾	X
L	L	↑	H	H ⁽²⁾	X
X	L	↑	L	X	L
X	L	↑	H	X	H

B to A STORAGE ($OEA = L$)

INPUTS						Outputs
$\overline{CLKEN1B}$	$\overline{CLKEN2B}$	CLK	\overline{SEL}	1B	2B	A
H	X	X	H	X	X	A0 ⁽³⁾
X	H	X	L	X	X	A0 ⁽³⁾
L	X	↑	H	L	X	L
L	X	↑	H	H	X	H
X	L	↑	L	X	L	L
X	L	↑	L	X	H	H

Notes:

- H = High Signal Level, L = Low Signal Level
X = Irrelevant, Z = High Impedance
↑ = Transition, Low to High
- Two CLK edges are needed to propagate data
- Output level before the indicated steady state input conditions were established.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Supply Voltage Range, V _{CC}	-0.5V to 4.6V
Input Voltage Range, V _I :	
Except I/O ports (See Note 1):	-0.5V to 4.6V
I/O ports (See Notes 1 and 2)	-0.5V to V _{CC} + 0.5V
Output Voltage Range, V _O (See Notes 1 and 2) ..	-0.5V to V _{CC} + 0.5V
Input Clamp current, I _{IK} (V _I < 0)	-50mA
Output Clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50mA
Continuous Output Current, I _O (V _O = 0 to V _{CC})	±50mA
Continuous Current through each V _{CC} or GND	±100mA
Maximum Power Dissipation:	
A package	1W
V package	1.4W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, T_A = -40°C to +85°C, V_{CC} = 3.3V ± 10%)

Parameters	Description	Test Conditions ⁽³⁾	Min.	Typ.	Max.	Units
V _{CC}	Supply Voltage		2.3		3.6	V
V _{IH}	Input HIGH Voltage	V _{CC} = 2.3V to 2.7V	1.7			
		V _{CC} = 2.7V to 3.6V	2.0			
V _{IL}	Input LOW Voltage	V _{CC} = 2.3V to 2.7V			0.7	
		V _{CC} = 2.7V to 3.6V			0.8	
V _{IN}	Input Voltage		0		V _{CC}	
V _{OUT}	Output Voltage		0		V _{CC}	
I _{OH}	HIGH-level Output Current (A Port)	V _{CC} = 2.3V			-12	mA
		V _{CC} = 2.7V			-12	
		V _{CC} = 3.0V			-24	
I _{OL}	LOW-level Output Current (A Port)	V _{CC} = 2.3V			12	
		V _{CC} = 2.7V			12	
		V _{CC} = 3.0V			24	
I _{OH}	HIGH-level Output Current (B Port)	V _{CC} = 2.3V			-6	
		V _{CC} = 2.7V			-8	
		V _{CC} = 3.0V			-12	
I _{OL}	LOW-level Output Current (B Port)	V _{CC} = 2.3V			6	
		V _{CC} = 2.7V			8	
		V _{CC} = 3.0V			12	

Notes:

1. The input and output negative-voltage ratings maybe exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6V maximum.
3. Unused control inputs must be held HIGH or LOW to prevent them from floating.

DC Electrical Characteristics-Continued (Over the Operating Range, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 3.3\text{V} \pm 10\%$)

Parameters	Test Conditions	$V_{CC}^{(1)}$	Min.	Typ. ⁽²⁾	Max.	Units
V_{OH} (A Port)	$I_{OH} = -100\mu\text{A}$	Min. to Max.	$V_{CC} - 0.2$			V
	$I_{OH} = -6\text{mA}$	$V_{IH} = 1.7\text{V}$	2.3V	2.0		
	$I_{OH} = -12\text{mA}$	$V_{IH} = 1.7\text{V}$	2.3V	1.7		
		$V_{IH} = 2.0\text{V}$	2.7V	2.2		
	$V_{IH} = 2.0\text{V}$	3.0V	2.4			
$I_{OH} = -24\text{mA}$	$V_{IH} = 2.0\text{V}$	3.0V	2.0			
V_{OH} (B Port)	$I_{OH} = -100\mu\text{A}$	Min. to Max.	$V_{CC} - 0.2$			V
	$I_{OH} = -4\text{mA}$	$V_{IH} = 1.7\text{V}$	2.3V	1.9		
	$I_{OH} = -6\text{mA}$	$V_{IH} = 1.7\text{V}$	2.3V	1.7		
		$V_{IH} = 2.0\text{V}$	3.0V	2.4		
	$I_{OH} = -8\text{mA}$	$V_{IH} = 2.0\text{V}$	2.7V	2.0		
$I_{OH} = -12\text{mA}$	$V_{IH} = 2.0\text{V}$	3.0V	2.0			
V_{OL} (A Port)	$I_{OL} = 100\mu\text{A}$	Min. to Max.			0.2	V
	$I_{OL} = 6\text{mA}$	$V_{IL} = 0.7\text{V}$	2.3V		0.4	
	$I_{OL} = 12\text{mA}$	$V_{IL} = 0.7\text{V}$	2.3V		0.7	
		$V_{IL} = 0.8\text{V}$	2.7V		0.4	
	$I_{OL} = 24\text{mA}$	$V_{IL} = 0.8\text{V}$	3.0V		0.55	
V_{OL} (B Port)	$I_{OL} = 100\mu\text{A}$	Min. to Max.			0.2	V
	$I_{OL} = 4\text{mA}$	$V_{IL} = 0.7\text{V}$	2.3V		0.4	
	$I_{OL} = 6\text{mA}$	$V_{IL} = 0.7\text{V}$	2.3V		0.55	
		$V_{IL} = 0.8\text{V}$	3.0V		0.55	
	$I_{OL} = 8\text{mA}$	$V_{IL} = 0.8\text{V}$	2.7V		0.6	
	$I_{OL} = 12\text{mA}$	$V_{IL} = 0.8\text{V}$	3.0V		0.8	
I_I	$V_I = V_{CC}$ or GND		3.6V		± 5	μA
I_I (Hold)	$V_I = 0.7\text{V}$		2.3V	45		
	$V_I = 1.7\text{V}$			-45		
	$V_I = 0.8\text{V}$		3.0V	75		
	$V_I = 2.0\text{V}$			-75		
	$V_I = 0$ to $3.6\text{V}^{(3)}$		3.6V		± 500	
$I_{OZ}^{(4)}$	$V_O = V_{CC}$ or GND		3.6V		± 10	
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$		3.6V		40	
ΔI_{CC}	One input at $V_{CC} - 0.6\text{V}$, Other inputs at V_{CC} or GND		3V to 3.6V		750	
C_I Control Inputs	$V_I = V_{CC}$ or GND		3.3V		3.5	pF
C_{IO} A or B Ports	$V_O = V_{CC}$ or GND		3.3V		9	

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{CC} = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient and maximum loading.
3. Bus hold maximum dynamic current required to switch the input from one state to another
4. For I/O ports, the I_{OZ} includes the input leakage current.

Timing Requirements over Operating Range

Parameters	Description		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
f _{CLK}	Clock frequency		0	120	0	125	0	150	Mhz
t _w	Pulse duration, CLK high or Low		3.3		3.3		3.3		ns
t _{SU}	Setup time	A data before CLK↑	4.5		4		3.4		ns
		B data before CLK↑	0.8		1.2		1		
		$\overline{\text{SEL}}$ before CLK↑	1.4		1.6		1.3		
		$\overline{\text{CLKENA1}}$ or $\overline{\text{CLKENA2}}$ before CLK↑	3.6		3.4		2.8		
		$\overline{\text{CLKENB1}}$ or $\overline{\text{CLKENB2}}$ before CLK↑	3.2		3		2.5		
		$\overline{\text{OE}}$ before CLK↑	4.2		3.9		3.2		
t _H	Hold time	A data after CLK↑	0		0		0.2		ns
		B data after CLK↑	1.3		1.2		1.3		
		$\overline{\text{SEL}}$ after CLK↑	1		1		1		
		$\overline{\text{CLKENA1}}$ or $\overline{\text{CLKENA2}}$ after CLK↑	0.1		0.1		0.4		
		$\overline{\text{CLKENB1}}$ or $\overline{\text{CLKENB2}}$ after CLK↑	0.1		0		0.5		
		$\overline{\text{OE}}$ after CLK↑	0		0		0.2		
Δt/Δv ⁽¹⁾	Input Transition Rise or Fall		0	10	0	10	0	10	ns/V

Notes:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.

Switching Characteristics over Operating Range⁽¹⁾

Parameters	From (INPUT)	To (OUTPUT)	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Units
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max. ⁽²⁾	
f _{MAX}			120		125		150		MHz
t _{PD}	CLK	B	1.6	6.1		5.9	1.8	5.4	ns
t _{PD}		A (1B)	1.6	5.8		5.4	1.7	4.8	
t _{PD}		B (2B)	1.6	5.8		5.3	1.8	4.8	
t _{PD}		A (SEL)	2.5	7.3		6.5	2.4	5.8	
t _{EN}		B	2.7	7.2		6.8	2.6	6.1	
t _{DIS}		B	2.8	7.2		6.1	2.5	5.9	
t _{EN}		A	2	6.2		5.6	1.8	5.1	
t _{DIS}		A	2	6.5		5.4	2.1	5	

Notes:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

Operating Characteristics, $T_A = 25^\circ\text{C}$

Parameter		Test Conditions	Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	Units
			Typical	Typical	
C _{PD} Power Dissipation Capacitance	Outputs Enabled	C _L = 50pF, F = 10 MHz	87	120	pF
	Outputs Disabled		80.5	118	