Features

- ConcurrentFlash[™] Memory Unique Architecture Allows the Flash Array To Be Read During the E²PROM Write Cycle
- 4 Megabit 5-volt Flash Configured as a 512K x 8 Memory Array 120 ns Read Access Time Sector Program Operation Single Cycle Reprogram (No Erase Necessary) 2048 Sectors, 256-Bytes Wide 10 ms Sector Rewrite JEDEC Standard Software Data Protection
- 256K bit Full Feature E²PROM Configured as a 32K x 8 Memory Array Byte or Page (16 bytes) Write Capability Write Cycle Time: 10 ms JEDEC Standard Software Data Protection
- Pinout Similar to 32-Pin 4 Mb Flash
- Data Memory Endurance: 10,000 cycles

Description

The AT29C432 is a CMOS memory specifically designed for applications requiring both a high density nonvolatile program memory and a smaller nonvolatile data memory. The AT29C432 provides this in the form of a 4 megabit Flash array integrated with a 256K bit full featured E²PROM array on the same device. A unique feature of this device is its concurrent read while writing capability. This provides the host system read access to the Flash program memory during the write cycle time of the E²PROM.

The two memory arrays share all I/O lines, Address lines and \overline{OE} and \overline{WE} inputs. Each memory array has its own Chip Enable input: CEF for the Flash array and CEE for the E²PROM array.

Additionally, Software Data Protection has been independently implemented for both arrays and is always enabled. The AT29C432 has a pinout similar to the AT29C040A Flash memory. A system designer using a Flash memory for program storage and another smaller, non volatile memory for data storage can easily replace both memories with the AT29C432.

NC

A11

A8

A14

WE

A18

A15

Α7

A5

NC

Pin Configurations

Pin Name	Function
A0 - A18	Addresses
OE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
CEE	Chip Enable E ² PROM
CEF	Chip Enable Flash
NC	No Connect

TSOP **Type 1**





4 Megabit 5-volt Flash with 256K E²PROM Memory

AT29C432 ConcurrentFlash

Preliminary







Device Operation

Flash Memory Array

READ: The <u>Flash memory array is read like a Static</u> RAM. When CEF and OE are low, and WE and CEE are high, the data stored at the memory location determined by the address inputs is asserted on the I/O's.

PROGRAM: The Flash memory array is divided into 2048 sectors, each comprised of 256 bytes. For read operations these sectors appear seamless; however, for reprogramming the sector boundaries must be taken into account. The state of adresses A0 - A3 and A15 - A18 specify the individual byte address within a sector and the state of addresses A4 - A14 define the sector to be written.

The AT29C432 employs the JEDEC standard software data protection feature; therefore, each programming sequence must be preceded by the three byte program command sequence. Using the software data protection feature, byte loads are used to enter the 256 bytes of a sector to be programmed. The Flash memory array can only be programmed using the software data protection feature. The Flash memory array is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 256-byte sector must be loaded into the device. The Flash memory array automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same

AT29C432

three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of t_{WCF} , a read operation will effectively be a polling operation.

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the WE or CEF input with CEF or WE low (respectively) and OE and CEE high. The address is latched on the falling edge of CEF or WE, whichever occurs last. The data is latched by the first rising edge of CEF or WE.

The 256 bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on $\overline{\text{WE}}$ (or $\overline{\text{CEF}}$) within 150 µs of the low to high transition of $\overline{\text{WE}}$ (or $\overline{\text{CEF}}$) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to

(continued)

Device Operation (Continued)

high transition, the load period will end and the internal programming period will start. The sector <u>address must</u> be valid during each high to low transition of WE (or CEF). The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of t_{WCF} , a read operation will effectively be a data polling operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the Flash memory array in the following ways: (a) Vcc sense—if Vcc is below 3.8V (typical), the program function is inhibited. (b) Vcc power on delay—once Vcc has reached the Vcc sense level, the device will automatically time out 10 ms (typical) before_programming. (c) Program inhibit—hold-ing any one of OE low, CEF high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

DATA POLLING: A maximum amount of time for program and write operations is specified; the actual time is frequently faster than the specification. In order to take advantage of the faster typical times, the Flash memory array features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

E²PROM Memory Array

READ: The E^{2} PROM memory array is read like a Static RAM. When CEE and OE are low and WE and CEF are high, the data stored at the memory location determined by the address inputs is asserted on the I/O's.

WRITE: The E^2 PROM memory array may be written in either a single byte write or page write operation. Because software data protection is always enabled both write operations must be preceded by the three byte write

command sequence. This sequence should then immediately be followed by one to sixteen bytes of data. After the last byte has been written, the AT29C432 will automatically time itself to completion of the internal write cycle.

The write cycle is initiated by both $\overline{\text{WE}}$ and $\overline{\text{CEE}}$ going low; the address is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CEE}}$ (whichever occurs last) and the data is latched by the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CEE}}$ (whichever occurs first). All write operations (byte or page) must conform to the page write limits as shown in the timing diagram for E²PROM write operations. All bytes during a page write operation must reside on the same page as defined by the state of the A4 - A14 inputs. For each $\overline{\text{WE}}$ high to low transition during the page write operation, A4 - A14 must be the same.

The A0 - A3 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

During the internal write operation (t_{WCE}) attempts to read the E²PROM will be equivalent to DATA polling operations; however, attempts to read the Flash array will return valid data.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the E²PROM memory array in the following ways: (a) V_{CC} sense—if V_{CC} is below 3.8V (typical), the program function is inhibited. (b) V_{CC} power on delay—once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit—holding any one of OE low, CEE high or WE high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

DATA POLLING: A maximum amount of time for program and write operations is specified; the actual time is frequently faster than the specification. In order to take advantage of the faster typical times, the E²PROM memory array features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

(continued)





Device Operation (Continued) Memory Arrays

Concurrent Read While Write

The architecture of the AT29C432 provides concurrent read while write capability. With other programmable nonvolatile memories internal high voltage operations prevent the reading of data while a write operation is in process. However, the AT29C432 is partitioned in a manner to allow read operations from the Flash memory array during a write operation within the E²PROM memory array.

Conceptually the device was designed assuming the Flash memory array would be utilized for infrequently updated program storage and the E²PROM memory array would be used for frequently updated data storage. This simple concept eliminates complicated software and hardware schemes using multiple blocks of memory just to hold duplicate down-load routines.

Valid Concurrent Read

Reads from the Flash are allowed throughout the E^2 PROM write cycle time (<u>twc</u>). The E^2 PROM memory array must be deselected (CEE HIGH).

Reads from the Flash are allowed during t_{WPH} of a E^2PROM write so long as t_{BLC} for the E^2PROM write is not violated. The E^2PROM memory array must be deselected (CEE HIGH).

Invalid Concurrent Reads

Attempts to read the Flash memory array during t_{WCF} will effectively be polling operations.

Attempts to access the Flash memory array while \overline{CEE} is low will be ignored. That is, CEE low and CEF low at the same time is not allowed. Attempts to read the E²PROM memory array while a write to the Flash memory array is in progress is not allowed.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V_{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Capacitance (f = 1 MHz, T = 25° C) ⁽¹⁾

	Parameter	Тур	Max	Units	Conditions
CIN	Input Capacitance	4	10	pF	$V_{IN} = 0V$
COUT	Output Capacitance	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

4

AT29C432

DC and AC Operating Range

		AT29C432-12	AT29C432-15
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		4.5V - 5.5V	4.5V - 5.5V

Operating Modes

Mode	CEE	CEF	OE	WE	Ai	I/O
Flash Read	Vін	VIL	VIL	Vін	Ai	Dout
E ² PROM Read	VIL	Vін	VIL	Vін	Ai	Dout
Flash Program	Vін	VIL	Vін	VIL	Ai	DIN
E ² PROM Program	VIL	Vін	Vін	VIL	Ai	DIN
Standby/Write Inhibit	VIH	Vін	Х	Х	Х	High Z
Program Inhibit	X ⁽²⁾	Х	Х	Vін		
Program Inhibit	Х	Х	VIL	Х		
Output Disable	Х	Х	Vін	Х		High Z
Illegal	VIL	VIL	VIL	Х		Dout Undefined
Illegal	VIL	VIL	VIH	Х		High Z
Product Identification						
Hardwara	V	V	V.	Mar 1	A1 - A18 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IL}	Manufacturer Code (4)
	vІН	VIL	VIL	۷IH	A1 - A18 = V_{IL} , A9 = V_{H} , ⁽³⁾ A0 = V_{IH}	Device Code ⁽⁴⁾
Software (5)					$A0 = V_{IL}, A1 - A18 = V_{IL}$	Manufacturer Code ⁽⁴⁾
SUIWAIE					A0 = VIH, A1 - A18 = VIL	Device Code ⁽⁴⁾
					,	

Notes: 1. For detailed operational timing refer to the appropriate timing diagrams and AC characteristics tables. 4. Manufacturer Code: 1F, Device Code: B4

5. See details under Software Product Identification Entry/Exit.

2. X indicates input state can be either V_IH or V_IL. 3. V_H = 12.0V \pm 0.5V

DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}		10	μA
Ilo	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}		10	μA
I _{SB}	V _{CC} Standby Current	$\overline{CEE} = \overline{CEF} = V_{CC} - 0.3V$ to $V_{CC} + 1.0V$		300	μΑ
Icc	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA		40	mA
VIL	Input Low Voltage			0.8	V
VIH	Input High Voltage		2.0		V
Vol	Output Low Voltage	I _{OL} = 2.1 mA		0.45	V
Mari	Quitaut High Voltage	I _{OH} = -400 μA; V _{CC} = 4.5V	2.4		V
VOH	Output high voltage	$I_{OH} = -100 \ \mu A; \ V_{CC} = 4.5 V$	4.2		V





AC Read Characteristics

		AT29C432-12		AT29C432-15		
Symbol	Parameter	Min	Max	Min	Max	Units
tCED	$\frac{\overline{CEE}}{CEE}$ to \overline{CEF} Active Delay (or \overline{CEF} to \overline{CEE} Active Delay)	100		100		ns
tACC	Address to Output Delay		120		150	ns
tce ⁽¹⁾	\overline{CEE} (or \overline{CEF}) to Output Delay		120	0	150	ns
toe (2)	OE to Output Delay	0	50	0	70	ns
t _{DF} ^(3, 4)	\overline{CE} or \overline{OE} to Output Float	0	30	0	40	ns
toн	Output Hold from \overline{OE} , \overline{CEE} or \overline{CEF} or Address change	0		0		ns

AC Read Waveforms ^(1, 2, 3, 4)



- Notes: 1. $\overline{\text{CEF}}$ ($\overline{\text{CEE}}$) may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of CEF (CEE) without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC} .
- t_{DF} is specified from OE or CEF (CEE) whichever occurs first (C_L = 5 pF).

Output Test Load

4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



AT29C432

Flash Array AC Write Timing Characteristics

Symbol	Parameter	Min	Max	Units
twcF	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
twp	Write Pulse Width (WE or CEF)	100		ns
toes	\overline{OE} Disable to \overline{WE} or \overline{CEF} Active	0		ns
tDS	Data Set-up Time	50		ns
tDH	Data Hold Time	10		ns
tcs	\overline{CEF} to \overline{WE} or \overline{WE} to \overline{CEF} Setup Time	0		ns
tсн	\overline{CEF} to \overline{WE} or \overline{WE} to \overline{CEF} Hold Time	0		ns
tоен	\overline{WE} or \overline{CEF} Disable to \overline{OE} Active	10		ns
twph	WE or CEF Pulse Width High	100		ns
tBLC	Byte Load Cycle Time		150	μs

AC Flash Array Write Waveforms



Note: 1. BYTE ADDRESS is the first destination address for the sector write operation. All write operations must begin with the three byte write enable sequence.





E²PROM Array AC Write Timing Characteristics

Symbol	Parameter	Min	Max	Units
twce	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
twp	Write Pulse Width (\overline{WE} or \overline{CEE})	100		ns
toes	\overline{OE} Disable to \overline{WE} or \overline{CEE} Active	0		ns
tDS	Data Set-up Time	50		ns
tDH	Data Hold Time	10		ns
tcs	\overline{CEE} to \overline{WE} or \overline{WE} to \overline{CEE} Setup Time	0		ns
tсн	\overline{CEE} to \overline{WE} or \overline{WE} to \overline{CEE} Hold Time	0		ns
tоен	\overline{WE} or \overline{CEE} Disable to \overline{OE} Active	10		ns
twpн	WE or CEE Pulse Width High	100		ns
t _{BLC}	Byte Load Cycle Time		150	μs

AC E²PROM Array Write Waveforms



Note: 1. Only A0 - A14 are valid address inputs for the E²PROM write operations, A15 - A18 are don't care. BYTE ADDRESS is the first destination address for either a byte write or page write operation. All write operations, byte only or page write, must begin with the three byte write enable sequence.

AT29C432

8

AT29C432



Concurrent Read While Write

- Notes: 1. The Flash array may be read in between individual byte loads to the E^2 PROM array as shown above. This diagram only illustrates one read access between byte loads, but the host processor may continue reading the Flash array so long as t_{BLC} is not violated. This effectively allows the host the opportunity to respond to system interrupts while operating out of the Flash program memory, even in the middle of performing an E^2 PROM data update.
- Flash read operations are also valid throughout the E²PROM's internal write cycle defined by t_{WCE}.
- 3. Having both CEF and CEE active simultaneously is an illegal state.

Chip Enable Delays







AC Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Units
twce	Write Cycle Time, E ² PROM		10	ms
tWCF	Write cycle Time, Flash		10	ms
tоен	$\overline{\text{WE}}$ or $\overline{\text{CEE}}$ ($\overline{\text{CEF}}$) Disable to $\overline{\text{OE}}$ Active	10		ns

AC Data Polling Waveform



Note: 1. The above timing diagram illustrates DATA Polling where Dn is equal to the state of I/07 for the last byte written and Dn is its complement.

Software Product Identification Entry (1)



Software Product (1)



Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex);
- Address Format: A14 A0 (Hex). 2. A1 - A18 = V_{IL} . Manufacture Code is read for A0 = V_{IL} ;
- Device Code is read for A0 = V_{IH}. \overline{CEF} = Low, \overline{CEE} = High
- 3. The device does not remain in identification mode if powered down.

AT29C432

- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: B4

10



tACC	lcc	(mA)	Ordering Code	Paakaga	Operation Bongo
(ns)	Active	Standby	Ordening Code	Гаскауе	Operation Range
120	40	0.3	AT29C432-12TC	40T	Commercial (0° to 70°C)
	40	0.3	AT29C432-12TI	40T	Industrial (-40° to 85°C)
150	40	0.3	AT29C432-15TC	40T	Commercial (0° to 70°C)
	40	0.3	AT29C432-15TI	40T	Industrial (-40° to 85°C)

Ordering Information

	Package Type
40T 40	0 Lead, Thin Small Outline Package (TSOP)

Packaging Information



