

IS42S16400



1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM

TARGET SPECIFICATION
JUNE 2000


FEATURES

- Clock frequency: 166, 143, 125, 100 MHz
- Fully synchronous; all signals referenced to a positive clock edge
- Internal bank for hiding row access/precharge
- Single 3.3V power supply
- LVTTTL interface
- Programmable burst length – (1, 2, 4, 8, full page)
- Programmable burst sequence: Sequential/Interleave
- Self refresh modes
- 4096 refresh cycles every 64 ms
- Random column address every clock cycle
- Programmable $\overline{\text{CAS}}$ latency (2, 3 clocks)
- Burst read/write and burst read/single write operations capability
- Burst termination by burst stop and precharge command
- Byte controlled by LDQM and UDQM
- Industrial temperature availability
- Package 400-mil 54-pin TSOP II

DESCRIPTION

ISSI's 16Mb Synchronous DRAM IS42S16400 is organized as a 1,048,576 bits x 16-bit x 4-bank for improved performance. The synchronous DRAMs achieve high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input.

PIN CONFIGURATIONS 54-Pin TSOP (Type II)



PIN DESCRIPTIONS

A0-A11	Address Input
BA0, BA1	Bank Select Address
I/O0 to I/O15	Data I/O
CLK	System Clock Input
CKE	Clock Enable
$\overline{\text{CS}}$	Chip Select
$\overline{\text{RAS}}$	Row Address Strobe Command
$\overline{\text{CAS}}$	Column Address Strobe Command


$\overline{\text{WE}}$	Write Enable
LDQM	Lower Byte, Input/Output Mask
UDQM	Upper Byte, Input/Output Mask
Vcc	Power
GND	Ground
VccQ	Power Supply for I/O Pin
GNDQ	Ground for I/O Pin
NC	No Connection

This document contains TARGET SPECIFICATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Silicon Solution, Inc.

PIN FUNCTIONS

Pin No.	Symbol	Type	Function (In Detail)
23 to 26 29 to 34 22, 35	A0-A11	Input Pin	Address Inputs: A0-A11 are sampled during the ACTIVE command (row-address A0-A11) and READ/WRITE command (A0-A7 with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
20, 21	BA0, BA1	Input Pin	Bank Select Address: BA0 and BA1 defines which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
17	$\overline{\text{CAS}}$	Input Pin	$\overline{\text{CAS}}$, in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$, forms the device command. See the "Command Truth Table" item for details on device commands.
37	CKE	Input Pin	The CKE input determines whether the CLK input is enabled within the device. When is CKE HIGH, the next rising edge of the CLK signal will be valid, and when LOW, invalid. When CKE is LOW, the device will be in either the power-down mode, the clock suspend mode, or the self refresh mode. The CKE is an asynchronous input.
38	CLK	Input Pin	CLK is the master clock input for this device. Except for CKE, all inputs to this device are acquired in synchronization with the rising edge of this pin.
19	$\overline{\text{CS}}$	Input Pin	The $\overline{\text{CS}}$ input determines whether command input is enabled within the device. Command input is enabled when $\overline{\text{CS}}$ is LOW, and disabled with $\overline{\text{CS}}$ is HIGH. The device remains in the previous state when $\overline{\text{CS}}$ is HIGH.
2, 4, 5, 7, 8, 10, 11,13, 42, 44, 45, 47, 48, 50, 51, 53	I/O0 to I/O15	I/O Pin	I/O0 to I/O15 are I/O pins. I/O through these pins can be controlled in byte units using the LDQM and UDQM pins.
15, 39	LDQM, UDQM	Input Pin	LDQM and UDQM control the lower and upper bytes of the I/O buffers. In read mode, LDQM and UDQM control the output buffer. When LDQM or UDQM is LOW, the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to the HIGH impedance state when LDQM/UDQM is HIGH. This function corresponds to $\overline{\text{OE}}$ in conventional DRAMs. In write mode, LDQM and UDQM control the input buffer. When LDQM or UDQM is LOW, the corresponding buffer byte is enabled, and data can be written to the device. When LDQM or UDQM is HIGH, input data is masked and cannot be written to the device.
18	$\overline{\text{RAS}}$	Input Pin	$\overline{\text{RAS}}$, in conjunction with $\overline{\text{CAS}}$ and $\overline{\text{WE}}$, forms the device command. See the "Command Truth Table" item for details on device commands.
16	$\overline{\text{WE}}$	Input Pin	$\overline{\text{WE}}$, in conjunction with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, forms the device command. See the "Command Truth Table" item for details on device commands.
3, 9, 43, 49	VccQ	Power Supply Pin	VccQ is the output buffer power supply.
1, 14, 27	Vcc	Power Supply Pin	Vcc is the device internal power supply.
6, 12, 46, 52	GNDQ	Power Supply Pin	GNDQ is the output buffer ground.
28, 41, 54	GND	Power Supply Pin	GND is the device internal ground.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameters	Rating	Unit
V _{CC MAX}	Maximum Supply Voltage	-1.0 to +4.6	V
V _{CCQ MAX}	Maximum Supply Voltage for Output Buffer	-1.0 to +4.6	V
V _{IN}	Input Voltage	-1.0 to +4.6	V
V _{OUT}	Output Voltage	-1.0 to +4.6	V
P _{D MAX}	Allowable Power Dissipation	1	W
I _{CS}	Output Shorted Current	50	mA
T _{OPR}	Operating Temperature	Com. Ind.	0 to +70 -40 to +85
T _{STG}	Storage Temperature	-55 to +150	°C

DC RECOMMENDED OPERATING CONDITIONS⁽²⁾ (At T_A = 0 to +70°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC} , V _{CCQ}	Supply Voltage	3.0	3.3	3.6	V
V _{IH}	Input High Voltage ⁽³⁾	2.0	—	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage ⁽⁴⁾	-0.3	—	+0.8	V

CAPACITANCE CHARACTERISTICS^(1,2) (At T_A = 0 to +25°C, V_{CC} = V_{CCQ} = 3.3 ± 0.3V, f = 1 MHz)

Symbol	Parameter	Typ.	Max.	Unit
C _{IN1}	Input Capacitance: A0-A11, BA0, BA1	—	4	pF
C _{IN2}	Input Capacitance: (CLK, CKE, \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , LDQM, UDQM)	—	4	pF
CI/O	Data Input/Output Capacitance: I/O0-I/O15	—	5	pF

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All voltages are referenced to GND.
3. V_{IH} (max) = V_{CCQ} + 2.0V with a pulse width ≤ 3 ns.
4. V_{IL} (min) = GND - 2.0V with a pulse < 3 ns and -1.5V with a pulse < 5ns.

DC ELECTRICAL CHARACTERISTICS (Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
I _{IL}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC} , with pins other than the tested pin at 0V		-5	5	μA
I _{OL}	Output Leakage Current	Output is disabled 0V ≤ V _{OUT} ≤ V _{CC}		-5	5	μA
V _{OH}	Output High Voltage Level	I _{OUT} = -2 mA		2.4	—	V
V _{OL}	Output Low Voltage Level	I _{OUT} = +2 mA		—	0.4	V
I _{CC1}	Operating Current ^(1,2)	One Bank Operation, Burst Length=1 t _{RC} ≥ t _{RC} (min.) I _{OUT} = 0mA	$\overline{\text{CAS}}$ latency = 3	-6 -7 -8 -10	— — — —	140 125 115 110 mA
I _{CC2P}	Precharge Standby Current	CKE ≤ V _{IL} (MAX)	t _{CK} = t _{CK} (MIN)	—	—	3 mA
I _{CC2PS}	(In Power-Down Mode)		t _{CK} = ∞	—	—	2 mA
I _{CC2N}	Precharge Standby Current	CKE ≥ V _{IH} (MIN)	t _{CK} = t _{CK} (MIN)	—	—	30 mA
I _{CC2NS}	(In Non Power-Down Mode)		t _{CK} = ∞	—	—	6 mA
I _{CC3P}	Active Standby Current	CKE ≤ V _{IL} (MAX)	t _{CK} = t _{CK} (MIN)	—	—	3 mA
I _{CC3PS}	(In Power-Down Mode)		t _{CK} = ∞	—	—	2 mA
I _{CC3N}	Active Standby Current	CKE ≥ V _{IH} (MIN)	t _{CK} = t _{CK} (MIN)	—	—	40 mA
I _{CC3NS}	(In Non Power-Down Mode)		t _{CK} = ∞	—	—	15 mA
I _{CC4}	Operating Current (In Burst Mode) ⁽¹⁾	t _{CK} = t _{CK} (MIN) I _{OUT} = 0mA	$\overline{\text{CAS}}$ latency = 3	-6 -7 -8 -10	— — — —	170 150 140 130 mA
			$\overline{\text{CAS}}$ latency = 2	-6 -7 -8 -10	— — — —	170 150 140 130 mA
I _{CC5}	Auto-Refresh Current	t _{RC} = t _{RC} (MIN)	$\overline{\text{CAS}}$ latency = 3	-6 -7 -8 -10	— — — —	230 230 190 130 mA
			$\overline{\text{CAS}}$ latency = 2	-6 -7 -8 -10	— — — —	170 150 140 130 mA
I _{CC6}	Self-Refresh Current	CKE ≤ 0.2V		—	—	1 mA

Notes:

- These are the values at the minimum cycle time. Since the currents are transient, these values decrease as the cycle time increases. Also note that a bypass capacitor of at least 0.01 μF should be inserted between V_{CC} and GND for each memory chip to suppress power supply voltage noise (voltage drops) due to these transient currents.
- I_{CC1} and I_{CC4} depend on the output load. The maximum values for I_{CC1} and I_{CC4} are obtained with the output open state.

AC CHARACTERISTICS^(1,2,3)

Symbol	Parameter		-6		-7		Units
			Min.	Max.	Min.	Max.	
tck3	Clock Cycle Time	$\overline{\text{CAS}}$ Latency = 3	6	—	7	—	ns
tck2		$\overline{\text{CAS}}$ Latency = 2	8	—	8.6	—	ns
tac3	Access Time From CLK ⁽⁴⁾	$\overline{\text{CAS}}$ Latency = 3	—	5.5	—	6	ns
tac2		$\overline{\text{CAS}}$ Latency = 2	—	6	—	6	ns
tch1	CLK HIGH Level Width		2	—	2.5	—	ns
tcl	CLK LOW Level Width		2	—	2.5	—	ns
toH3	Output Data Hold Time	$\overline{\text{CAS}}$ Latency = 3	2.5	—	2.5	—	ns
toH2		$\overline{\text{CAS}}$ Latency = 2	2.5	—	2.5	—	ns
tlz	Output LOW Impedance Time		0	—	0	—	ns
thz3	Output HIGH Impedance Time ⁽⁵⁾	$\overline{\text{CAS}}$ Latency = 3	—	5.5	—	6	ns
thz2		$\overline{\text{CAS}}$ Latency = 2	—	6	—	6	ns
tds	Input Data Setup Time		1.5	—	1.5	—	ns
tdh	Input Data Hold Time		0.8	—	0.8	—	ns
tas	Address Setup Time		1.5	—	1.5	—	ns
tah	Address Hold Time		0.8	—	0.8	—	ns
tcks	CKE Setup Time		1.5	—	1.5	—	ns
tckh	CKE Hold Time		0.8	—	0.8	—	ns
tcka	CKE to CLK Recovery Delay Time		1CLK+3	—	1CLK+3	—	ns
tcs	Command Setup Time ($\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, DQM)		1.5	—	1.5	—	ns
tch	Command Hold Time ($\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, DQM)		0.8	—	0.8	—	ns
trc	Command Period (REF to REF / ACT to ACT)		60	—	63	—	ns
trAs	Command Period (ACT to PRE)		35	120,000	37	120,000	ns
trp	Command Period (PRE to ACT)		15	—	15	—	ns
trcd	Active Command To Read / Write Command Delay Time		15	—	15	—	ns
trrd	Command Period (ACT [0] to ACT[1])		14	—	14	—	ns
tdPL3	Input Data To Precharge Command Delay time	$\overline{\text{CAS}}$ Latency = 3	1CLK	—	1CLK	—	ns
tdPL2		$\overline{\text{CAS}}$ Latency = 2	1CLK	—	1CLK	—	ns
tdAL3	Input Data To Active / Refresh Command Delay time (During Auto-Precharge)	$\overline{\text{CAS}}$ Latency = 3	1CLK+trp	—	1CLK+trp	—	ns
tdAL2		$\overline{\text{CAS}}$ Latency = 2	1CLK+trp	—	1CLK+trp	—	ns
tr	Transition Time		1	10	1	10	ns
trEF	Refresh Cycle Time (4096)		—	64	—	64	ms

Notes:

- When power is first applied, memory operation should be started 100 μs after V_{CC} and V_{CCQ} reach their stipulated voltages. Also note that the power-on sequence must be executed before starting memory operation.
- Measured with $t_{\text{r}} = 1 \text{ ns}$.
- The reference level is 1.4 V when measuring input signal timing. Rise and fall times are measured between V_{IH} (min.) and V_{IL} (max.).
- Access time is measured at 1.4V with the load shown in the figure below.
- The time t_{HZ} (max.) is defined as the time required for the output voltage to transition by $\pm 200 \text{ mV}$ from V_{OH} (min.) or V_{OL} (max.) when the output is in the high impedance state.

AC CHARACTERISTICS^(1,2,3)

Symbol	Parameter		-8		-10		Units
			Min.	Max.	Min.	Max.	
tck3	Clock Cycle Time	$\overline{\text{CAS}}$ Latency = 3	8	—	10	—	ns
tck2		$\overline{\text{CAS}}$ Latency = 2	10	—	10	—	ns
tac3	Access Time From CLK ⁽⁴⁾	$\overline{\text{CAS}}$ Latency = 3	—	6	—	7	ns
tac2		$\overline{\text{CAS}}$ Latency = 2	—	7	—	9	ns
tchI	CLK HIGH Level Width		3	—	3.5	—	ns
tcl	CLK LOW Level Width		3	—	3.5	—	ns
toH3	Output Data Hold Time	$\overline{\text{CAS}}$ Latency = 3	2.5	—	2.5	—	ns
toH2		$\overline{\text{CAS}}$ Latency = 2	2.5	—	2.5	—	ns
tlz	Output LOW Impedance Time		0	—	0	—	ns
thz3	Output HIGH Impedance Time ⁽⁵⁾	$\overline{\text{CAS}}$ Latency = 3	—	6	—	7	ns
thz2		$\overline{\text{CAS}}$ Latency = 2	—	7	—	9	ns
tds	Input Data Setup Time		2.0	—	2.0	—	ns
tdH	Input Data Hold Time		1	—	1	—	ns
tas	Address Setup Time		2.0	—	2.0	—	ns
tah	Address Hold Time		1	—	1	—	ns
tcks	CKE Setup Time		2.0	—	2.0	—	ns
tckH	CKE Hold Time		1	—	1	—	ns
tckA	CKE to CLK Recovery Delay Time		1CLK+3	—	1CLK+3	—	ns
tcs	Command Setup Time ($\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, DQM)		2.0	—	2.0	—	ns
tch	Command Hold Time ($\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, DQM)		1	—	1	—	ns
trc	Command Period (REF to REF / ACT to ACT)		68	—	70	—	ns
trAS	Command Period (ACT to PRE)		42	120,000	44	120,000	ns
trP	Command Period (PRE to ACT)		18	—	18	—	ns
trCD	Active Command To Read / Write Command Delay Time		18	—	18	—	ns
trRD	Command Period (ACT [0] to ACT[1])		15	—	15	—	ns
tdPL3	Input Data To Precharge Command Delay time	$\overline{\text{CAS}}$ Latency = 3	1CLK	—	1CLK	—	ns
tdPL2		$\overline{\text{CAS}}$ Latency = 2	1CLK	—	1CLK	—	ns
tdAL3	Input Data To Active / Refresh Command Delay time (During Auto-Precharge)	$\overline{\text{CAS}}$ Latency = 3	1CLK+trP	—	1CLK+trP	—	ns
tdAL2		$\overline{\text{CAS}}$ Latency = 2	1CLK+trP	—	1CLK+trP	—	ns
tr	Transition Time		1	10	1	10	ns
trEF	Refresh Cycle Time		—	64	—	64	ms


Notes:

- When power is first applied, memory operation should be started 100 μ s after Vcc and VccQ reach their stipulated voltages. Also note that the power-on sequence must be executed before starting memory operation.
- Measured with $t_r = 1$ ns.
- The reference level is 1.4 V when measuring input signal timing. Rise and fall times are measured between V_{IH} (min.) and V_{IL} (max.).
- Access time is measured at 1.4V with the load shown in the figure below.
- The time t_{HZ} (max.) is defined as the time required for the output voltage to transition by ± 200 mV from V_{OH} (min.) or V_{OL} (max.) when the output is in the high impedance state.

OPERATING FREQUENCY / LATENCY RELATIONSHIPS

SYMBOL	PARAMETER	-6	-7	-8.	-10.	UNITS
—	Clock Cycle Time	6	7	8	10	ns
—	Operating Frequency	166	143	125	100	MHz
t _{CCD}	READ/WRITE command to READ/WRITE command	1	1	1	1	cycle
t _{CKED}	CKE to clock disable or power-down entry mode	1	1	1	1	cycle
t _{PED}	CKE to clock enable or power-down exit setup mode	1	1	1	1	cycle
t _{DQD}	DQM to input data delay	0	0	0	0	cycle
t _{DQM}	DQM to data mask during WRITES	0	0	0	0	cycle
t _{DQZ}	DQM to data high-impedance during READs	2	2	2	2	cycle
t _{DWD}	WRITE command to input data delay	0	0	0	0	cycle
t _{DAL}	Data-in to ACTIVE command	5	5	4	4	cycle
t _{DPL}	Data-in to PRECHARGE command	2	2	2	2	cycle
t _{BDL}	Last data-in to burst STOP command	1	1	1	1	cycle
t _{CDL}	Last data-in to new READ/WRITE command	1	1	1	1	cycle
t _{RDL}	Last data-in to PRECHARGE command	2	2	2	2	cycle
t _{MRD}	LOAD MODE REGISTER command to ACTIVE or REFRESH command	2	2	2	2	cycle
t _{ROH}	Data-out to high-impedance from PRECHARGE command	CL = 3 CL = 2	3 2	3 2	3 2	cycle

AC TEST CONDITIONS (Input/Output Reference Level: 1.4V)



OPERATIONAL DESCRIPTION tbd
GENERAL TRUTH TABLE tbd
TIMING DIAGRAMS tbd

TBD

ORDERING INFORMATION**Commercial Range: 0°C to 70°C**

Frequency	Speed (ns)	Order Part No.	Package
166 MHz	6	IS42S16400-6T	400-mil TSOP II
143MHz	7	IS42S16400-7T	400-mil TSOP II
124MHz	8	IS42S16400-8T	400-mil TSOP II
100 MHz	10	IS42S16400-10T	400-mil TSOP II

Industrial Range: -40°C to 85°C

Frequency	Speed (ns)	Order Part No.	Package
166 MHz	6	IS42S16400-6TI	400-mil TSOP II
143MHz	7	IS42S16400-7TI	400-mil TSOP II
124MHz	8	IS42S16400-8TI	400-mil TSOP II
100 MHz	10	IS42S16400-10TI	400-mil TSOP II

ISSI®

Integrated Silicon Solution, Inc.

2231 Lawson Lane
 Santa Clara, CA 95054
 Tel: 1-800-379-4774
 Fax: (408) 588-0806
 E-mail: sales@issi.com
www.issi.com