

SIO RLDRAM® II

MT49H32M18C – 32 Meg x 18 x 8 banks

MT49H64M9C – 64 Meg x 9 x 8 banks

Figure 1: 576Mb RLDRAM II SIO Part Numbers

BGA Part Marking Decoder

Due to space limitations, BGA-packaged components have an abbreviated part marking that is different from the part number. Micron's BGA Part Marking Decoder is available on Micron's Web site at www.micron.com.

Table of Contents

 \sim

List of Figures

List of Tables

General Description

The Micron® reduced latency DRAM (RLDRAM®) II is a high-speed memory device designed for high bandwidth data storage—telecommunications, networking, and cache applications, etc. The chip's 8-bank architecture is optimized for sustainable high speed operation.

The double data rate (DDR) separate I/O interface transfers two data words per clock cycle at the I/O balls. The read port has dedicated data outputs to support READ operations, while the write port has dedicated input balls to support WRITE operations. Output data is referenced to the free-running output data clock. This architecture eliminates the need for high-speed bus turnaround.

Commands, addresses, and control signals are registered at every positive edge of the differential input clock, while input data is registered at both positive and negative edges of the input data clock(s).

Read and write accesses to the RLDRAM are burst-oriented. The burst length (BL) is programmable from 2, 4, or 8 by setting the mode register.

The device is supplied with 2.5V and 1.8V for the core and 1.5V or 1.8V for the output drivers.

Bank-scheduled refresh is supported with the row address generated internally.

The µBGA 144-ball package is used to enable ultra high-speed data transfer rates and a simple upgrade path from early generation devices.

Figure 2: State Diagram

 576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II

576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II
576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II

Micron

Functional Block Diagrams

576Mb_RLDRAM_II_SIO_D2.fm - Rev. F 6/09 EN

 576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II

576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II
576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II

Micron

Functional Block Diagrams

Micron Technology, Inc., reserves the right to change products or specifications without notice. ology, Inc., reserves the right to change products or specifications without notice
ology, Inc., reserves the right to change products or specifications without notice ©2004 Micron Technology, Inc. All rights reserved.

Ball Assignments and Descriptions

Table 1: 64 Meg x 9 Ball Assignments (Top View) 144-Ball µBGA

Notes: 1. Reserved for future use. This may be optionally connected to GND.

- 2. No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may be optionally connected to GND.
- 3. Do not use. This signal is internally connected and has parasitic characteristics of an I/O. This may be optionally connected to GND. Note that if ODT is enabled, these pins will be connected to Vtt.

Table 2: 32 Meg x 18 Ball Assignments (Top View) 144-Ball µBGA

Notes: 1. Reserved for future use. This may be optionally connected to GND.

- 2. Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may be optionally connected to GND.
- 3. No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may be optionally connected to GND.

576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II Ball Assignments and Descriptions

Table 3: Ball Descriptions

576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II Ball Assignments and Descriptions

Table 3: Ball Descriptions (continued)

Package Dimensions

Notes: 1. All dimensions are in millimeters.

Figure 6: 144-Ball FBGA

Notes: 1. All dimensions are in millimeters.

Electrical Specifications – Idd

Table 4: Idd Operating Conditions and Maximum Limits

Notes: 1. Idd specifications are tested after the device is properly initialized. +0°C $\leq T_C \leq$ +95°C; +1.7V ≤ Vdd ≤ +1.9V, +2.38V ≤ Vext ≤ +2.63V, +1.4V ≤ Vddq ≤ Vdd, Vref = Vddq/2.

2. t CK = t DK = MIN, t RC = MIN.

3. Input slew rate is specified in Table 7 on page 20.

Downloaded from [Elcodis.com](http://elcodis.com/parts/5203056/MT49H64M9CHT-33A.html) electronic components distributor

- 4. Definitions for Idd conditions:
	- 4a. LOW is defined as V in \leq Vil(AC) MAX.
	- 4b. HIGH is defined as V in \geq Vih(AC) MIN.
	- 4c. Stable is defined as inputs remaining at a HIGH or LOW level.
	- 4d. Floating is defined as inputs at Vref = Vddq/2.
	- 4e. Continuous data is defined as half the D or Q signals changing between HIGH and LOW every half clock cycle (twice per clock).
	- 4f. Continuous address is defined as half the address signals changing between HIGH and LOW every clock cycle (once per clock).
	- 4g. Sequential bank access is defined as the bank address incrementing by one every ^tRC.
	- 4h. Cyclic bank access is defined as the bank address incrementing by one for each command access. For BL = 2 this is every clock, for BL = 4 this is every other clock, and for $BL = 8$ this is every fourth clock.
- 5. CS# is HIGH unless a READ, WRITE, AREF, or MRS command is registered. CS# never transitions more than once per clock cycle.
- 6. Idd parameters are specified with ODT disabled.
- 7. Tests for AC timing, Idd, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operations are tested for the full voltage range specified.
- 8. Idd tests may use a Vil-to-Vih swing of up to 1.5V in the test environment, but input timing is still referenced to Vref (or to the crossing point for CK/CK#). Parameter specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 2 V/ns in the range between Vil(AC) and Vih(AC).

Electrical Specifications – AC and DC

Absolute Maximum Ratings

Stresses greater than those listed in Table 5 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 5: Absolute Maximum Ratings

AC and DC Operating Conditions

Table 6: DC Electrical Characteristics and Operating Conditions

Note 1 applies to the entire table; Unless otherwise noted: +0°C $\leq T_C \leq$ +95°C; +1.7V \leq Vdd \leq +1.9V

Notes: 1. All voltages referenced to Vss (GND).

- 2. Overshoot: Vih(AC) \leq Vdd + 0.7V for t \leq ^tCK/2. Undershoot: Vil(AC) \geq –0.5V for t \leq ^tCK/2. During normal operation, Vddq must not exceed Vdd. Control input signals may not have pulse widths less than ^tCK/2 or operate at frequencies exceeding ^tCK (MAX).
- 3. Vddq can be set to a nominal $1.5V \pm 0.1V$ or $1.8V \pm 0.1V$ supply.
- 4. Typically the value of Vref is expected to be 0.5 x Vddq of the transmitting device. Vref is expected to track variations in Vddq.
- 5. Peak-to-peak AC noise on Vref must not exceed ±2% Vref(DC).
- 6. Vref is expected to equal Vddq/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on Vref may not exceed ±2% of the DC value. Thus, from Vddq/2, Vref is allowed ±2% Vddq/2 for DC error and an additional ±2% Vddq/2 for AC noise. This measurement is to be taken at the nearest Vref bypass capacitor.

- 7. Vtt is expected to be set equal to Vref and must track variations in the DC level of Vref.
- 8. On-die termination may be selected using mode register bit 9 (see Figure 11 on page 33). A resistance Rtt from each data input signal to the nearest Vtt can be enabled. Rtt = 125–185 Ω at 95°C T_C.
- 9. IOH and IOL are defined as absolute values and are measured at Vddq/2. IOH flows from the device, IOL flows into the device.
- 10. If MRS bit A8 is 0, use RQ = $250Ω$ in the equation in lieu of presence of an external impedance matched resistor.
- 11. For Vol and Voh, refer to the RLDRAM II HSPICE or IBIS driver models.

Table 7: Input AC Logic Levels

Unless otherwise noted: +0°C ≤ T_C ≤ +95°C; +1.7V ≤ Vdd ≤ +1.9V

- Notes: 1. All voltages referenced to Vss (GND).
	- 2. The AC and DC input level specifications are as defined in the HSTL standard (that is, the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
	- 3. The minimum slew rate for the input signals used to test the device is 2 V/ns in the range between Vil(AC) and Vih(AC). See illustration below:

Table 8: Differential Input Clock Operating Conditions

Notes 1–4 apply to the entire table; Unless otherwise noted: +0°C $\leq T_c \leq$ +95°C; +1.7V \leq Vdd \leq +1.9V

Notes: 1. DK*x* and DK*x*# have the same requirements as CK and CK#.

- 2. All voltages referenced to Vss (GND).
- 3. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross. The input reference level for signals other than CK/CK# is Vref.
- 4. CK and CK# input slew rate must be \geq 2 V/ns (\geq 4 V/ns if measured differentially).
- 5. Vid is the magnitude of the difference between the input level on CK and the input level on CK#.
- 6. The value of Vix is expected to equal Vddq/2 of the transmitting device and must track variations in the DC level of the same.

Figure 7: Clock Input

Notes: 1. CK and CK# must cross within this region.

- 2. CK and CK# must meet at least Vid(DC) MIN when static and centered around Vddq/2.
- 3. Minimum peak-to-peak swing.
- 4. It is a violation to tri-state CK and CK# after the part is initialized.

Input Slew Rate Derating

Table 9 on page 23 and Table 10 on page 24 define the address, command, and data setup and hold derating values. These values are added to the default ^tAS/^tCS/^tDS and H^{\dagger} AH/ H^{\dagger} CH/ H^{\dagger} specifications when the slew rate of any of these input signals is less than the 2 V/ns the nominal setup and hold specifications are based upon.

To determine the setup and hold time needed for a given slew rate, add the $\mathrm{^tAS}/\mathrm{^tCS}$ default specification to the "IAS/ICS Vref to CK/CK# Crossing" and the ^tAH/ICH default specification to the "^tAH/^tCH CK/CK# Crossing to Vref" derated values on Table 9. The derated data setup and hold values can be determined in a like manner using the "IDS Vref to CK/CK# Crossing" and "IDH to CK/CK# Crossing to Vref" values on Table 10. The derating values on Table 9 and Table 10 apply to all speed grades.

The setup times on Table 9 and Table 10 represent a rising signal. In this case, the time from which the rising signal crosses Vih(AC) MIN to the CK/CK# cross point is static and must be maintained across all slew rates. The derated setup timing represents the point at which the rising signal crosses Vref(DC) to the CK/CK# cross point. This derated value is calculated by determining the time needed to maintain the given slew rate and the delta between Vih(AC) MIN and the CK/CK# cross point. The setup values in Table 9 and Table 10 are also valid for falling signals (with respect to Vil[ac] MAX and the CK/CK# cross point).

The hold times in Table 9 and Table 10 represent falling signals. In this case, the time from which the falling signal crosses the CK/CK# cross point to when the signal crosses Vih(DC) MIN is static and must be maintained across all slew rates. The derated hold timing represents the delta between the CK/CK# cross point to when the falling signal crosses Vref(DC). This derated value is calculated by determining the time needed to maintain the given slew rate and the delta between the CK/CK# cross point and Vih(DC). The hold values in Table 9 and Table 10 are also valid for rising signals (with respect to Vil[dc] MAX and the CK and CK# cross point).

Note: The above descriptions also pertain to data setup and hold derating when CK/CK# are replaced with DK/DK#.

Table 11: Capacitance – FBGA

Notes: 1. Capacitance is not tested on ZQ pin.

2. JTAG pins are tested at 50 MHz.

Table 12: Capacitance – µBGA

Notes: 1. Capacitance is not tested on ZQ pin.

2. JTAG pins are tested at 50 MHz.

Downloaded from [Elcodis.com](http://elcodis.com/parts/5203056/MT49H64M9CHT-33A.html) electronic components distributor

Table 13: AC Electrical Characteristics

Notes 1–4 (page 28) apply to the entire table

Table 13: AC Electrical Characteristics (continued) Notes 1–4 (page 28) apply to the entire table

		-18		$-25E$		-25		-33			
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
QK edge to QVLD	^t QKVLD	-0.22	0.22	-0.3	0.3	-0.3	0.3	-0.35	0.35	ns	
Data valid window	^t DVW	^t OHP - $(^t$ QKQ x $[MAX] +$ ItQKQ <i>x</i> [MIN]]		$-$ qHQ ^t (^t QKQ <i>x</i> $[MAX] +$ $ {}^{\mathrm{t}}\mathsf{Q}\mathsf{K}\mathsf{Q}x $ [MIN]]	—	$-$ qHQ $^{\rm t}$ (^tQKQx) $[MAX] +$ $\vert ^t$ QKQ <i>x</i> [MIN]])		$-$ qHQ ^t $(^t$ QKQ x $[MAX] +$ $ {}^{\mathrm{t}}\mathsf{Q}\mathsf{K}\mathsf{Q}x $ [MIN]]		—	
Refresh											
Average periodic refresh interval	^t REFI		0.24		0.24		0.24	$\overline{}$	0.24	μs	9

Notes

- 1. All timing parameters are measured relative to the crossing point of CK/CK#, DK/DK# and to the crossing point with Vref of the command, address, and data signals.
- 2. Outputs measured with equivalent load:

- 3. Tests for AC timing, Idd, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operations are tested for the full voltage range specified.
- 4. AC timing may use a Vil-to-Vih swing of up to 1.5V in the test environment, but input timing is still referenced to Vref (or to the crossing point for CK/CK#), and parameter specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 2 V/ns in the range between Vil(AC) and Vih(AC).
- 5. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 6. Frequency drift is not allowed.
- 7. $\mathrm{^{t}QKQ0}$ is referenced to Q0–Q8 and $\mathrm{^{t}QKQ1}$ is referenced to Q9–Q17 for a x18 device. For a x9 device, Q0-Q8 are referenced to ^tQKQ0 (x9 is only available in the 576Mb design).
- 8. ^t QKQ takes into account the skew between any QK*x* and any Q.
- 9. To improve efficiency, eight AREF commands (one for each bank) can be posted to the RLDRAM on consecutive cycles at periodic intervals of 1.95µs.

Temperature and Thermal Impedance

It is imperative that the RLDRAM device's temperature specifications, shown in Table 14, be maintained in order to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. The thermal impedances are listed for the packages available.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications," prior to using the thermal impedances listed in Table 14. For designs that are expected to last several years and require the flexibility to use several DRAM die shrinks, consider using final target theta values (rather than existing values) to account for increased thermal impedances from the die size reduction.

The RLDRAM device's safe junction temperature range can be maintained when the $\rm T_C$ specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required in order to satisfy the case temperature specifications.

Table 14: Temperature Limits

Notes: 1. MAX storage case temperature; T_{STG} is measured in the center of the package, as shown in Figure 9 on page 30. This case temperature limit is allowed to be exceeded briefly during package reflow, as noted in Micron technical note TN-00-15.

- 2. Temperatures greater than 110 $^{\circ}$ C may cause permanent damage to the device. This is a stress rating only and functional operation of the device at or above this is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability of the part.
- 3. Junction temperature depends upon package type, cycle time, loading, ambient temperature, and airflow.
- 4. MAX operating case temperature; T_C is measured in the center of the package, as shown in Figure 9 on page 30.
- 5. Device functionality is not guaranteed if the device exceeds maximum T_c during operation.
- 6. Both temperature specifications must be satisfied.

Table 15: Thermal Impedance

Notes: 1. Thermal impedance data is based on a number of samples from multiple lots and should be viewed as a typical number.

Figure 9: Example Temperature Test Point Location

Commands

The following table provides descriptions of the valid commands of the RLDRAM. All input states or sequences not shown are illegal or reserved. All command and address inputs must meet setup and hold times around the rising edge of CK.

Table 16: Description of Commands

Command	Description	Notes
DSEL/NOP	The NOP command is used to perform a no operation to the RLDRAM, which essentially deselects the chip. Use the NOP command to prevent unwanted commands from being registered during idle or wait states. Operations already in progress are not affected. Output values depend on command history.	
MRS	The mode register is set via the address inputs A0-A17. See Figure 11 on page 33 for further information. The MRS command can only be issued when all banks are idle and no bursts are in progress.	
READ	The READ command is used to initiate a burst read access to a bank. The value on the BA0– BA2 inputs selects the bank, and the address provided on inputs A0-An selects the data location within the bank.	2
WRITE	The WRITE command is used to initiate a burst write access to a bank. The value on the BA0- BA2 inputs selects the bank, and the address provided on inputs A0–An selects the data location within the bank. Input data appearing on the Ds is written to the memory array subject to the DM input logic level appearing coincident with the data. If the DM signal is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored (that is, this part of the data word will not be written).	\mathcal{P}
AREF	The AREF command is used during normal operation of the RLDRAM to refresh the memory content of a bank. The command is nonpersistent, so it must be issued each time a refresh is required. The value on the BA0-BA2 inputs selects the bank. The refresh address is generated by an internal refresh controller, effectively making each address bit a "Don't Care" during the AREF command. See "AUTO REFRESH (AREF)" on page 40 for more details.	

Notes: 1. When the chip is deselected, internal NOP commands are generated and no commands are accepted.

2. 576Mb: *n* = 20 (x18) or 21 (x9).

Table 17: Command Table

Notes 1–2 apply to the entire table

Notes: 1. X = "Don't Care;" H = logic HIGH; L = logic LOW; A = valid address; BA = valid bank address.

- 2. 576Mb: *n* = 20 (x18) or 21 (x9).
- 3. Only A0–A17 are used for the MRS command.
- 4. Address width varies with burst length; see Table 18 on page 34 for details.

MODE REGISTER SET (MRS)

The mode register set stores the data for controlling the operating modes of the memory. It programs the RLDRAM configuration, burst length, test mode, and I/O options. During an MRS command, the address inputs A0–A17 are sampled and stored in the mode register. After issuing a valid MRS command, ^tMRSC must be met before any command can be issued to the RLDRAM. This statement does not apply to the consecutive MRS commands needed for internal logic reset during the initialization routine. The MRS command can only be issued when all banks are idle and no bursts are in progress. Note that if changing the burst length of the device, the data written by the prior burst length is not guaranteed.

Figure 10: Mode Register Set

- Notes: 1. A10–A17 must be set to zero; A18–A*n* = "Don't Care."
	- 2. A6 not used in MRS.
	- 3. $BL = 8$ is not available.
	- 4. DLL RESET turns the DLL off.
	- 5. Available in 576Mb part only.
	- 6. ±30% temperature variation.

Configuration Tables

Table 18 shows the different configurations that can be programmed into the mode register. The WRITE latency is equal to the READ latency plus one in each configuration in order to maximize data bus utilization. Bits M0, M1, and M2 are used to select the configuration during the MRS command.

Table 18: Cycle Time and READ/WRITE Latency Configuration Table Notes 1–2 apply to the entire table

Notes: 1. ^tRC < 20ns in any configuration only available with -25E and -18 speed grades.

- 2. Minimum operating frequency for -18 is 370 MHz.
- 3. $BL = 8$ is not available.
- 4. The minimum ^tRC is typically 3 cycles, except in the case of a WRITE followed by a READ to the same bank. In this instance the minimum ^tRC is 4 cycles.

Burst Length (BL)

Burst length is defined by M3 and M4 of the mode register. Read and write accesses to the RLDRAM are burst-oriented, with the burst length being programmable to 2, 4, or 8. Figure 12 on page 35 illustrates the different burst lengths with respect to a READ command. Changes in the burst length affect the width of the address bus (see Table 19 on page 35 for details). Note that if changing the burst length of the device, the data written by the prior burst length is not guaranteed to be accurate.

Notes: 1. DO *an* = data-out from bank *a* and address *n*.

- 2. Subsequent elements of data-out appear after DO *n*.
- 3. Shown with nominal ^tCKQK.

Table 19: Address Widths at Different Burst Lengths

Address Multiplexing

Although the RLDRAM has the ability to operate with an SRAM interface by accepting the entire address in one clock, an option in the mode register can be set so that it functions with multiplexed addresses, similar to a traditional DRAM. In multiplexed address mode, the address can be provided to the RLDRAM in two parts that are latched into the memory with two consecutive rising clock edges. This provides the advantage of only needing a maximum of 11 address balls to control the RLDRAM, reducing the number of signals on the controller side. The data bus efficiency in continuous burst mode is only

affected when using the BL = 2 setting since the device requires two clocks to read and write the data. The bank addresses are delivered to the RLDRAM at the same time as the WRITE and READ command and the first address part, A*x*. Table 21 on page 59 shows the addresses needed for both the first and second rising clock edges (A*x* and A*y*, respectively). The AREF command does not require an address on the second rising clock edge, as only the bank address is needed during this command. Because of this, AREF commands may be issued on consecutive clocks.

The multiplexed address option is available by setting bit M5 to "1" in the mode register. Once this bit is set, the READ, WRITE, and MRS commands follow the format described in Figure 34 on page 56. Further information on operation with multiplexed addresses can be seen in "Multiplexed Address Mode" on page 56.

DLL RESET

DLL RESET is selected with bit M7 of the mode register as is shown in Figure 11 on page 33. The default setting for this option is LOW, whereby the DLL is disabled. Once M7 is set HIGH, 1,024 cycles (5µs at 200 MHz) are needed before a READ command can be issued. This time allows the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the $^{\rm t}$ CKQK parameter. A reset of the DLL is necessary if ${}^t\overline{\text{CK}}$ or Vdd is changed after the DLL has already been enabled. To reset the DLL, an MRS command must be issued where M7 is set LOW. After waiting ^tMRSC, a subsequent MRS command should be issued whereby M7 goes HIGH. 1,024 clock cycles are then needed before a READ command is issued.

Drive Impedance Matching

The RLDRAM II is equipped with programmable impedance output buffers. This option is selected by setting bit M8 HIGH during the MRS command. The purpose of the programmable impedance output buffers is to allow the user to match the driver impedance to the system. To adjust the impedance, an external precision resistor (RQ) is connected between the ZQ ball and Vss. The value of the resistor must be five times the desired impedance. For example, a 300Ω resistor is required for an output impedance of 60Ω. The range of RQ is 125Ω to 300Ω, which guarantees output impedance in the range of 25Ω to 60Ω (within 15%).

Output impedance updates may be required because over time variations may occur in supply voltage and temperature. When the external drive impedance is enabled in the MRS, the device will periodically sample the value of RQ. An impedance update is transparent to the system and does not affect device operation. All data sheet timing and current specifications are met during an update.

When bit M8 is set LOW during the MRS command, the RLDRAM provides an internal impedance at the output buffer of 50Ω ($\pm 30\%$ with temperature variation). This impedance is also periodically sampled and adjusted to compensate for variation in supply voltage and temperature.

On-Die Termination (ODT)

ODT is enabled by setting M9 to "1" during an MRS command. With ODT on, the Ds, Qs and DM are terminated to Vtt with a resistance Rtt. The command, address, QVLD, and clock signals are not terminated. Figure 13 on page 37 shows the equivalent circuit of a D receiver with ODT. The ODT function is dynamically switched off when a Q begins to drive after a READ command is issued. Similarly, ODT is designed to switch on at the Qs after the RLDRAM has issued the last piece of data. The D and DM pins will always be terminated. See section entitled "Operations" on page 41 for relevant timing diagrams.

Table 20: On-Die Termination DC Parameters

Notes: 1. All voltages referenced to Vss (GND).

2. Vtt is expected to be set equal to Vref and must track variations in the DC level of Vref.

3. The Rtt value is measured at 95°C T_C.

Figure 13: On-Die Termination-Equivalent Circuit

WRITE

Write accesses are initiated with a WRITE command, as shown in Figure 14. The address needs to be provided during the WRITE command.

During WRITE commands, data will be registered at both edges of DK according to the programmed burst length (BL). The RLDRAM operates with a WRITE latency (WL) that is one cycle longer than the programmed READ latency $(RL + 1)$, with the first valid data registered at the first rising DK edge WL cycles after the WRITE command.

Since the input and output data busses are separate, any WRITE burst may be followed by a subsequent READ command without encountering external data bus contention. Figure 21 on page 46 illustrates the timing requirements for a WRITE followed by a READ command.

Setup and hold times for incoming D relative to the DK edges are specified as ^tDS and ^tDH. The input data is masked if the corresponding DM signal is HIGH. The setup and hold times for the DM signal are also ^tDS and ^tDH.

Figure 14: WRITE Command

READ

Read accesses are initiated with a READ command, as shown in Figure 15. Addresses are provided with the READ command.

During READ bursts, the memory device drives the read data so it is edge-aligned with the QK*x* signals. After a programmable READ latency, data is available at the outputs. One half clock cycle prior to valid data on the read bus, the data valid signal, QVLD, transitions from LOW to HIGH. QVLD is also edge-aligned with the QK*x* signals.

The skew between QK and the crossing point of CK is specified as ^tCKQK. ^tQKQ0 is the skew between QK0 and the last valid data edge generated at the Q signals associated with QK0 (^tQKQ0 is referenced to Q0–Q8). ^tQKQ1 is the skew between QK1 and the last valid data edge generated at the Q signals associated with QK1 (^tQKQ1 is referenced to Q9-Q17). ^tQKQ*x* is derived at each QK*x* clock edge and is not cumulative over time. ^tQKQ is defined as the skew between either QK differential pair and any output data edge.

After completion of a burst, assuming no other commands have been initiated, output data (Q) will go High-Z. The QVLD signal transitions LOW on the last bit of the READ burst. Note that if CK/CK# violates the Vid(DC) specification while a READ burst is occurring, QVLD will remain HIGH until a dummy READ command is issued. The QK clocks are free-running and will continue to cycle after the read burst is complete. Backto-back READ commands are possible, producing a continuous flow of output data.

The data valid window is derived from each QK transition and is defined as:

^tQHP - (^tQKQ [MAX] + |^tQKQ [MIN]|). See Figure 29 on page 52 for illustration.

Any READ burst may be followed by a subsequent WRITE command. Figure 26 on page 50 and Figure 27 on page 50 illustrate the timing requirements for a READ followed by a WRITE.

Figure 15: READ Command

AUTO REFRESH (AREF)

AREF is used to perform a REFRESH cycle on one row in a specific bank. Because the row addresses are generated by an internal refresh counter for each bank, the external address balls are "Don't Care." The bank addresses must be provided during the AREF command. The bank address is needed during the AREF command so refreshing of the part can effectively be hidden behind commands to other banks. The delay between the AREF command and a subsequent command to the same bank must be at least ^tRC.

Within a period of 32ms (^tREF), the entire device must be refreshed. For the 576Mb device, the RLDRAM requires 128K cycles at an average periodic interval of 0.24µs MAX (actual periodic refresh interval is $32 \text{ms}/16 \text{K}$ rows/8 = 0.244 μ s). To improve efficiency, eight AREF commands (one for each bank) can be posted to the RLDRAM at periodic intervals of 1.95µs (32ms/16K rows = 1.95µs). Figure 30 on page 53 illustrates an example of a refresh sequence.

Figure 16: AUTO REFRESH Command

Operations

INITIALIZATION

The RLDRAM must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operations or permanent damage to the device.

The following sequence is used for power-up:

- 1. Apply power (Vext, Vdd, Vddq, Vref, Vtt) and start clock as soon as the supply voltages are stable. Apply Vdd and Vext before or at the same time as Vddq.¹ Apply Vddq before or at the same time as Vref and Vtt. Although there is no timing relation between Vext and Vdd, the chip starts the power-up sequence only after both voltages approach their nominal levels. $CK/CK#$ must meet Vid(DC) prior to being applied.² Apply NOP conditions to command pins. Ensuring CK/CK# meet Vid(DC) while applying NOP conditions to the command pins guarantees that the RLDRAM will not receive unwanted commands during initialization.
- 2. Maintain stable conditions for 200µs (MIN).
- 3. Issue at least three consecutive MRS commands: two dummies or more plus one valid MRS. The purpose of these consecutive MRS commands is to internally reset the logic of the RLDRAM. Note that ^tMRSC does not need to be met between these consecutive commands. It is recommended that all address pins are held LOW during the dummy MRS commands.
- 4. ^tMRSC after the valid MRS, an AUTO REFRESH command to all 8 banks (along with 1,024 NOP commands) must be issued prior to normal operation. The sequence of the eight AUTO REFRESH commands (with respect to the 1,024 NOP commands) does not matter. As is required for any operation, ^t RC must be met between an AUTO REFRESH command and a subsequent VALID command to the same bank. Note that previous versions of the data sheet required each of these AUTO REFRESH commands be separated by 2,048 NOP commands. This properly initializes the RLDRAM but is no longer required.
- **Notes: 1.** It is possible to apply Vddq before Vdd. However, when doing this, the Ds, DM, Qs, and all other pins with an output driver, will go HIGH instead of tri-stating. These pins will remain HIGH until Vdd is at the same level as Vddq. Care should be taken to avoid bus conflicts during this period.
	- **2.** If Vid(DC) on CK/CK# can not be met prior to being applied to the RLDRAM, placing a large external resistor from CS# to Vdd is a viable option for ensuring the command bus does not receive unwanted commands during this unspecified state.

Figure 17: Power-Up/Initialization Sequence

- 2. A10–A17 must be LOW.
- 3. DLL must be reset if ^tCK or Vdd are changed.
- 4. CK and CK# must be separated at all times to prevent bogus commands from being issued.
- 5. The sequence of the eight AUTO REFRESH commands (with respect to the 1,024 NOP commands) does not matter. As is required for any operation, tRC must be met between an AUTO REFRESH command and a subsequent VALID command to the same bank.

Figure 18: Power-Up/Initialization Flow Chart

Notes: 1. The sequence of the eight AUTO REFRESH commands (with respect to the 1,024 NOP commands) does not matter. As is required for any operation, ^tRC must be met between an AUTO REFRESH command and a subsequent VALID command to the same bank.

WRITE

Notes: 1. DI *an* = data-in for address *n*; subsequent elements of burst are applied following DI *an*. 2. $BL = 4$.

- 2. Three subsequent elements of the burst are applied following DI for each bank.
- 3. $BL = 4$.
- 4. Each WRITE command may be to any bank; if the second WRITE is to the same bank, ^tRC must be met.
- 5. Nominal conditions are assumed for specifications not defined.

Figure 21: WRITE-to-READ

- 2. DO *bn* = data-out from bank *b* and address *n*.
	- 3. Three subsequent elements of each burst follow DI *an* and DO *bn*.
	- 4. $BL = 4$.
	- 5. Nominal conditions are assumed for specifications not defined.

Notes: 1. DI *n* = data-in from address *n*.

- 2. Subsequent elements of burst are provided on following clock edges.
- 3. $BL = 4$.
- 4. Nominal conditions are assumed for specifications not defined.

READ

Notes: 1. DO *n* = data-out from address *n*.

- 2. Three subsequent elements of the burst are applied following DO *n*.
- 3. $BL = 4$.
- 4. Nominal conditions are assumed for specifications not defined.

- Notes: 1. DO *an* (or *bn* or *cn*) = data-out from bank *a* (or bank *b* or bank *c*) and address *n*.
	- 2. One subsequent element of the burst from each bank appears after each DO *x*.
		- 3. Nominal conditions are assumed for specifications not defined.
		- 4. Example applies only when READ commands are issued to same device.
		- 5. Bank address can be to any bank, but the subsequent READ can only be to the same bank if ^tRC has been met.
		- 6. Data from the READ commands to bank *d* through bank *g* will appear on subsequent clock cycles that are not shown.

Figure 25: Consecutive READ Bursts (BL = 4)

Notes: 1. DO *an* (or *bn*) = data-out from bank *a* (or bank *b*) and address *n*.

- 2. Three subsequent elements of the burst from each bank appears after each DO *x*.
- 3. Nominal conditions are assumed for specifications not defined.
- 4. Example applies only when READ commands are issued to same device.
- 5. Bank address can be to any bank, but the subsequent READ can only be to the same bank if ^tRC has been met.
- 6. Data from the READ commands to banks *c* and *d* will appear on subsequent clock cycles that are not shown.

Figure 26: READ-to-WRITE

- Notes: 1. DO *an* = data-out from bank *a* and address *n*.
	- 2. DI *bn* = data-in for bank *b* and address *n*.
	- 3. Three subsequent elements of each burst follow DI *bn* and each DO *an*.
	- 4. $BL = 4$.
	- 5. Nominal conditions are assumed for specifications not defined.

Figure 27: READ/WRITE Interleave

- 2. DI *xn* = data-in for bank *x* and address *n*.
- 3. Three subsequent elements of each burst follow each DI *xn* and DO *xn*.
- 4. $BL = 4$.
- 5. Nominal conditions are assumed for specifications not defined.

Figure 28: Read Data Valid Window for x9 Device

- Notes: 1. ^tQHP is defined as the lesser of ^tQKH or ^tQKL.
	- 2. ^tQKQ0 is referenced to Q0–Q8.
	- 3. Minimum data valid window (^tDVW) can be expressed as t QHP - (t QKQ*x* [MAX] + |t QKQ*x* [MIN]|).

- Notes: 1. ^tQHP is defined as the lesser of ^tQKH or ^tQKL.
	- 2. Minimum data valid window (^tDVW) can be expressed as t QHP - (t QKQ*x* [MAX] + |t QKQ*x* [MIN]|).
	- 3. ^tQKQ0 is referenced to Q0–Q8.
	- 4. ^tQKQ1 is referenced to Q9–Q17.
	- 5. ^t QKQ takes into account the skew between any QK*x* and any Q.

AUTO REFRESH

Figure 30: AUTO REFRESH Cycle

- Notes: 1. AREF*x* = AUTO REFRESH command to bank *x*.
	- 2. AC*x* = any command to bank *x*; AC*y* = any command to bank *y*. 3. BA*x* = bank address to bank *x*; BA*y* = bank address to bank *y*.

On-Die Termination

Figure 31: READ Burst with ODT

Notes: $1.$ DO $n =$ data out.

- 2. DO *n* is followed by the remaining bits of the burst.
- 3. Nominal conditions are assumed for specifications not defined.

- Notes: 1. DO *an* (or *bn*) = data-out from bank *a* (or bank *b*) and address *n*.
	- 2. $BL = 2$.
	- 3. One subsequent element of the burst appears after DO *an* and DO *bn*.
	- 4. Nominal conditions are assumed for specifications not defined.

- Notes: 1. DO *an* = data-out from bank *a* and address *n*; DI *bn* = data-in for bank *b* and address *n*. 2. $BL = 4$.
	- 3. Three subsequent elements of each burst appear after each DO *an* and DI *bn*.
	- 4. Nominal conditions are assumed for specifications not defined.

Multiplexed Address Mode

Figure 34: Command Description in Multiplexed Address Mode

Notes: 1. The minimum setup and hold times of the two address parts are defined ^tAS and ^tAH.

Figure 35: Power-Up/Initialization Sequence in Multiplexed Address Mode

Notes: 1. Recommended that all address pins be held LOW during dummy MRS commands.

- 2. A10–A18 must be LOW.
- 3. Set address A5 HIGH. This allows the part to enter multiplexed address mode when in the nonmultiplexed mode of operation. Multiplexed address mode can also be entered into at some later time by issuing an MRS command with A5 HIGH. Once address bit A5 is set HIGH, ^t MRSC must be satisfied before the two-cycle multiplexed mode MRS command is issued.
- 4. Address A5 must be set HIGH. This and the following step set the desired mode register once the RLDRAM is in multiplexed address mode.
- 5. Any command or address.
- 6. The above sequence must be followed in order to power up the RLDRAM in the multiplexed address mode.
- 7. DLL must be reset if ^tCK or Vdd are changed.
- 8. CK and CK# must separated at all times to prevent bogus commands from being issued.
- 9. The sequence of the eight AUTO REFRESH commands (with respect to the 1,024 NOP commands) does not matter. As is required for any operation, ^tRC must be met between an AUTO REFRESH command and a subsequent VALID command to the same bank .

Figure 36: Mode Register Definition in Multiplexed Address Mode

Notes: 1. Bits A10–A18 must be set to zero.

- 2. A*y* = 8 not used in MRS.
- 3. $BL = 8$ is not available.
- 4. ±30% temperature variation.
- 5. DLL RESET turns the DLL off.
- 6. Available only in 576Mb device.
- 7. BA0–BA2 are "Don't Care."
- 8. Addresses A0, A3, A4, A5, A8, and A9 must be set as shown in order to activate the mode register in the multiplexed address mode.

Address Mapping in Multiplexed Address Mode

Table 21: Address Mapping in Multiplexed Address Mode

Notes: $1. X = "Don't Care."$

Configuration Tables in Multiplexed Address Mode

In multiplexed address mode, the read and write latencies are increased by one clock cycle. However, the RLDRAM cycle time remains the same as when in non-multiplexed address mode.

Table 22: Cycle Time and READ/WRITE Latency Configuration Table in Multiplexed Mode Notes 1–2 apply to the entire table

Notes: 1. ^tRC < 20ns in any configuration is only available with -25E and -18 speed grades.

- 2. Minimum operating frequency for -18 is 370 MHz.
- 3. $BL = 8$ is not available.
- 4. The minimum ^tRC is typically 3 cycles, except in the case of a WRITE followed by a READ to the same bank. In this instance the minimum ^tRC is 4 cycles.

REFRESH Command in Multiplexed Address Mode

Similar to other commands when in multiplexed address mode, AREF is executed on the rising clock edge following the one on which the command is issued. However, since only the bank address is required for AREF, the next command can be applied on the following clock. The operation of the AREF command and any other command is represented in Figure 37 on page 60.

Figure 37: BURST REFRESH Operation with Multiplexed Addressing

W DON'T CARE

Notes: 1. Any command.

2. Bank *n* is chosen so that ^tRC is met.

Figure 38: Consecutive WRITE Bursts with Multiplexed Addressing

- Notes: 1. Data from the second WRITE command to bank *a* will appear on subsequent clock cycles that are not shown.
	- 2. DI *a* = data-in for bank *a*; DI *b* = data-in for bank *b*.
	- 3. Three subsequent elements of the burst are applied following DI for each bank.
	- 4. Each WRITE command may be to any bank; if the second WRITE is to the same bank, ${}^{\mathsf{t}}$ RC must be met.

Figure 39: WRITE-to-READ with Multiplexed Addressing

Notes: 1. DI *a* = data-in for bank *a*.

- 2. DO *b* = data-out from bank *b*.
- 3. One subsequent element of each burst follows DI *a* and DO *b*.
- 4. $BL = 2$.
- 5. Nominal conditions are assumed for specifications not defined.
- 6. Bank address can be to any bank, but the subsequent READ can only be to the same bank if ^tRC has been met.

Notes: 1. DO *a* = data-out from bank *a*.

- 2. Nominal conditions are assumed for specifications not defined.
- 3. $BL = 4$.
- 4. Three subsequent elements of the burst appear following DO *a*.
- 5. Example applies only when READ commands are issued to the same device.
- 6. Bank address can be to any bank, but the subsequent READ can only be to the same bank if ^tRC has been met.
- 7. Data from the READ commands to banks *b* through bank *d* will appear on subsequent clock cycles (not shown).

Notes: 1. DO *an* = data-out from bank *a*.

- 2. DI *bn* = data-in for bank *b*.
- 3. Nominal conditions are assumed for specifications not defined.
- 4. $BL = 4$.
- 5. Three subsequent elements of the burst are applied following DO *an*.
- 6. Three subsequent elements of the burst which appear following DI *bn* are not all shown.
- 7. Bank address can be to any bank, but the WRITE command can only be to the same bank if ^tRC has been met.

IEEE 1149.1 Serial Boundary Scan (JTAG)

RLDRAM incorporates a serial boundary-scan test access port (TAP) for the purpose of testing the connectivity of the device once it has been mounted on a printed circuit board (PCB). As the complexity of PCB high-density surface mounting techniques increases, the boundary-scan architecture is a valuable resource for interconnectivity debug. This port operates in accordance with IEEE Standard 1149.1-2001 (JTAG) with the exception of the ZQ pin. To ensure proper boundary-scan testing of the ZQ pin, MRS bit M8 needs to be set to 0 until the JTAG testing of the pin is complete. Note that upon power up, the default state of MRS bit M8 is low.

If the RLDRAM boundary scan register is to be used upon power up and prior to the initialization of the RLDRAM device, it is imperative that the CK and CK# pins meet Vid(DC) or CS# be held HIGH from power up until testing. Not doing so could result in inadvertent MRS commands to be loaded, and subsequently cause unexpected results from address pins that are dependent upon the state of the mode register. If these measures cannot be taken, the part must be initialized prior to boundary scan testing. If a full initialization is not practical or feasible prior to boundary scan testing, a single MRS command with desired settings may be issued instead. After the single MRS command is issued, the ^tMRSC parameter must be satisfied prior to boundary scan testing.

The input signals of the test access port (TDI, TMS, and TCK) use Vdd as a supply, while the output signal of the TAP (TDO) uses Vddq.

The JTAG test access port utilizes the TAP controller on the RLDRAM, from which the instruction register, boundary scan register, bypass register, and ID register can be selected. Each of these functions of the TAP controller is described in detail below.

Disabling the JTAG Feature

It is possible to operate RLDRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (Vss) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to Vdd through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state, which will not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK.

All of the states in Figure 42: "TAP Controller State Diagram," on page 67 are entered through the serial input of the TMS pin. A "0" in the diagram represents a LOW on the TMS pin during the rising edge of TCK while a "1" represents a HIGH on TMS.

controller enters the exit2-DR state and then can re-enter the shift-DR state.

Update-DR

When the EXTEST instruction is selected, there are latched parallel outputs of the boundary-scan shift register that only change state during the update-DR controller state.

Instruction Register States

The instruction register states of the TAP controller are similar to the data register states. The desired instruction is serially shifted into the instruction register during the shift-IR state and is loaded during the update-IR state.

Figure 42: TAP Controller State Diagram

Figure 43: TAP Controller Block Diagram

Notes: 1. *x* = 112 for all configurations.

Performing a TAP RESET

A reset is performed by forcing TMS HIGH (Vddq) for five rising edges of TCK. This RESET does not affect the operation of the RLDRAM and may be performed while the RLDRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the RLDRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Eight-bit instructions can be serially loaded into the instruction register. This register is loaded during the update-IR state of the TAP controller. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the RLDRAM with minimal delay. The bypass register is set LOW (Vss) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the RLDRAM. Several balls are also included in the scan register to reserved balls. The RLDRAM has a 113-bit register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the shift-DR state.

Table 29 on page 73 shows the order in which the bits are connected. Each bit corresponds to one of the balls on the RLDRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the RLDRAM and can be shifted out when the TAP controller is in the shift-DR state. The ID register has a vendor code and other information described in Table 26 on page 72.

TAP Instruction Set

Downloaded from [Elcodis.com](http://elcodis.com/parts/5203056/MT49H64M9CHT-33A.html) electronic components distributor

576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II IEEE 1149.1 Serial Boundary Scan (JTAG)

correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/ PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the shift-DR state. This places the boundary scan register between the TDI and TDO balls.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a shift-DR state, the bypass register is placed between TDI and TDO. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved for Future Use

The remaining instructions are not implemented but are reserved for future use. Do not use these instructions.

Figure 45: TAP Timing

Table 23: TAP Input AC Logic Levels

+0°C ≤ T_C ≤ +95°C; +1.7V ≤ Vdd ≤ +1.9V, unless otherwise noted

Notes: 1. All voltages referenced to Vss (GND).

Table 24: TAP AC Electrical Characteristics

+0°C ≤ T_C ≤ +95°C; +1.7V ≤ Vdd ≤ +1.9V

Description	Symbol	Min	Max	Units					
Clock									
Clock cycle time	t THTH	20		ns					
Clock frequency	† TF		50	MHz					
Clock HIGH time	^t THTL	10		ns					
Clock LOW time	^t TLTH	10		ns					
TDI/TDO times									
TCK LOW to TDO unknown	^t TLOX	$\mathbf 0$		ns					
TCK LOW to TDO valid	^t TLOV		10	ns					
TDI valid to TCK HIGH	^t DVTH	5		ns					
TCK HIGH to TDI invalid	^t THDX	5		ns					
Setup times									
TMS setup	t_{MVTH}	5		ns					
Capture setup	tcs	5		ns					
Hold times									
TMS hold	^t THMX	5		ns					
Capture hold	t CH	5		ns					

Notes: 1. ^tCS and ^tCH refer to the setup and hold time requirements of latching data from the boundary scan register.

Table 25: TAP DC Electrical Characteristics and Operating Conditions +0°C \leq T_C \leq +95°C; +1.7V \leq Vdd \leq +1.9V, unless otherwise noted

Description	Condition	Symbol	Min	Max	Units	Notes
Input high (logic 1) voltage		Vih	$Vref + 0.15$	$Vdd + 0.3$	v	1, 2
Input low (logic 0) voltage		Vil	V ssq - 0.3	Vref - 0.15	v	1, 2
Input leakage current	$0V \leq$ Vin \leq Vdd	ILi	-5.0	5.0	μA	
Output leakage current	Output disabled, $0V \leq Vin \leq Vddq$	ILo	-5.0	5.0	μA	
Output low voltage	$IOLc = 100UA$	Vol1		0.2	V	
Output low voltage	$IOLt = 2mA$	Vol ₂		0.4	V	
Output high voltage	$ IOHc = 100µA$	Voh ₁	Vddg - 0.2		v	
Output high voltage	$ IOHt = 2mA$	Voh ₂	Vddg - 0.4		V	

Notes: 1. All voltages referenced to Vss (GND).

2. Overshoot = Vih(AC) \leq Vdd + 0.7V for t \leq ^tCK/2; undershoot = Vil(AC) \geq –0.5V for t \leq ^tCK/2; during normal operation, Vddq must not exceed Vdd.

Table 26: Identification Register Definitions

Table 27: Scan Register Sizes

576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II IEEE 1149.1 Serial Boundary Scan (JTAG)

Table 28: Instruction Codes

Table 29: Boundary Scan (Exit) Order

Table 29: Boundary Scan (Exit) Order (continued)

Bit#	Ball	Bit#	Ball	Bit#	Ball
32	U11	70	F11	108	G3
33	T10		E10	109	G1
34	T10		E10	110	H1
35	T11	73	E11	111	H ₂
36	T11	74	E11	112	J2
37	R ₁₀	75	D11	113	ונ
38	R ₁₀	76	D ₁₀	$\overline{}$	

Notes: 1. Any unused balls in the order will read as a logic "0."

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992

Micron and the Micron logo are trademarks of Micron Technology, Inc. RLDRAM is a trademark of Qimonda AG in various countries, and is used by Micron Technology, inc. under license from Qimonda. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.