HMMC-1015 DC-50 GHz Variable Attenuator


Data Sheet

Description

The HMMC-1015 is a monolithic, voltage variable, GaAs IC attenuator that operates from DC to 50 GHz. The distributed topology of the HMMC-1015 minimizes the parasitic effects of its series and shunt FETs, allowing the HMMC-1015 to exhibit a wide dynamic range across its full bandwidth. An on-chip DC reference circuit may be used to maintain optimum VSWR for any attenuation setting or to improve the attenuation versus voltage linearity of the attenuator circuit.

Features

- Specified Frequency Range: DC-26.5 GHz
- P_{in} (-1dB): 27 dBm @ 500 MHz
- Return Loss: 10 dB
- Minimum Attenuation: 2.0 dB
- Maximum Attenuation: 30.0 dB



Chip Size: Chip Size Tolerance: Chip Thickness: 1470 x 610 μm (57.9 x 24.0 mils) \pm 10 μm (\pm 0.4 mils) 127 \pm 15 μm (5.0 \pm 0.6 mils)

Absolute Maximum Ratings^[1]

Symbol	Parameters/Conditions	Units	Min.	Max.
V _{DC-RF}	DC Voltage to RF Ports	V	-0.6	+1.6
V ₁	V ₁ Control Voltage	V	-10.5	+0.5
V ₂	V ₂ Control Voltage	V	-10.5	+0.5
V _{DC}	DC In/DC Out	V	-0.6	+1.0
P _{IN}	RF Input Power	dBm		17
T _{mina}	Min. Ambient Operating Temp.	°C	-55	
T _{maxa}	Max. Ambient Operating Temp.	°C		+125
T _{stg}	Storage Temperature	°C	-65	+165
T _{max}	Max. Assembly Temp. (for 60 sec. max.)	°C		+300
-				

Note:

1. Operation in excess of any one of these conditions may result in damage to this device.

Symbol	Parameters and Test Conditions	Units	Min.	Тур.	Max.
I _{V1}	V_1 Control Current, ($V_1 = -10V$)	mA	5.0	5.9	7.1
I _{V2}	V_2 Control Current, (V_2 = -10V)	mA	5.0	5.9	7.1
V _P	Pinch-Off Voltage	V	-6.75	-5.0	-3.75

HMMC-1015 DC Specifications/Physical Properties, $T_A = 25^\circ \text{C}$

Electrical Specifications $^{[1]}$, $\mathbf{T}_{\mathbf{A}}$ = 25 $^{\circ}\mathbf{C}$, $\mathbf{Z}_{\mathbf{0}}$ = 50 Ω

Parameters and Test Conditions	Units	Freq. (GHz)	Min.	Тур.	Мах
		1.5		1.0	2.4
		8.0		1.4	2.4
Minimum Attenuation, $ S_{21} $ (V ₁ = 0 V, V ₂ = -10 V)	dB	20.00		1.7	2.4
		26.5		2.0	2.4
		50.0		3.9	
Input/Output Return Loss @ Min. Attenuation Setting,	dB	<26.5	10	16	
$(V_1 = 0 V, V_2 = -10 V)$		<50.0		8	
		1.5	27	30	
		8.0	27	38	
Maximum Attenuation, $ S_{21} $ (V ₁ = -10 V, V ₂ = 0 V)	dB	20.0	27	38	
		26.5	27	40	
		50.0		35	
P. _{1dB} @ Minumum Attenuation	dBm	300 kHz		18.5	
	dBm	>500 MHz		27	
Input/Output Return Loss @ Max. Attenuation Setting,	dB	<26.5	8	10	
$(V_1 = -10 V, V_2 = 0 V)$	dB	<50.0		10	
DC Power Dissipation, $V_1 = -10.5 V$, $V_2 = -10.5 V$ (does not include input signals)	mW				158

Note:

1. Attenuation is a positive number; whereas, S_{21} as measured on a Network Analyzer would be a negative number.

Application

The HMMC-1015 is designed to be used as a gain control block in an ALC assembly. Because of its wide dynamic range and return loss performance, the HMMC-1015 may also be used as a broadband pulse modulator or single-pole single-throw, non-reflective switch.

Operation

The attenuation value of the HMMC-1002 is adjusted by apply-ing negative voltage to V_2 . At any attenuation setting, optimum VSWR is obtained by applying negative voltage to V_1 . Applying negative voltage (V_2) to the gates of the shunt FETs sets the source-to-drain resistance and establishes the attenuation level. Applying negative voltage (V_1) to the gates of the series FETs optimizes the input and output match for different attenuation settings. In some applications, a single setting of V_1 may provide sufficient input and output match over the desired attenuation range (V_2). For any HMMC-1015 the values of V_1 may be adjusted so that the device attenuation versus voltage is monotonic for both V_1 and V_2 ; however, this will slightly de-grade the input and output return loss. The attenuation and input/output match of the HMMC-1015 may also be controlled using only a single input voltage by utilizing the on-chip DC reference circuit and the driver circuit shown in Figure 4. This circuit optimizes VSWR for any attenuation setting. Because of process variations, the values of V_{REF} , R_{REF} , and R_{L} are different for each wafer if optimum performance is required. Typical values for these elements are given. The ratio of the resistors R₁ and R₂ determines the sensitivity of the attenuation versus voltage performance of the attenuator. For more information on the performance of the HMMC-1015 and the driver circuits previously mentioned see MWTC's Application Note #37, "HMMC-1021 Attenuator: Attenuation Control." For more S-parameter information, see MWTC's Application Note #44, "HMMC-1015 Attenuator: S-Parameters."

Assembly Techniques

GaAs MMICs are ESD sensitive. ESD preventive measures must be employed in all aspects of storage, handling, and assembly. MMIC ESD precautions, handling considerations, die attach and bonding methods are critical factors in successful GaAs MMIC performance and reliability. Avago application note #54, "GaAs MMIC ESD, Die Attach and Bonding Guidelines" provides basic information on these subjects.





Figure 1. HMMC-1015 Schematic.



- 2. $\text{DC}_{in},\,\text{V}_1,\,\text{DC}_{out},\,\text{and}\,\,\text{V}_2$ bonding pads are 75 x 75 microns.
- 3. RF input and output bonding pads are 60 x 70 microns.
- 4. Chip thickness: 127 \pm 15 $\mu m.$

Figure 2. HMMC-1015 Bonding Pad Locations.






Figure 3. HMMC-1015 Assembly Diagram.



HMMC-1015 Typical Performance



Note:

1. Data obtained from on-wafer measurements. T_{chuck} = 25°C.





Figure 6. Output Return Loss vs. Frequency.^[1]

HMMC-1015 Typical Temperature Performance

All Attenuation Settings were done at 1 GHz.







Figure 8. Attenuation vs. Temperature @ Maximum Attenuation.^[1]

Note:

Minimum Attenuation.^[1]

1. Data taken with the device mounted in connectorized package.



This data sheet contains a variety of typical and guaranteed performance data. The information supplied should not be interpreted as a complete list of circuit specifications. In this data sheet the term *typical* refers to the 50th percentile performance. For additional information contact your local Avago Technologies' sales representative.

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com**

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Limited in the United States and other countries. Data subject to change. Copyright © 2006 Avago Technologies, Limited. All rights reserved. Obsoletes 5968-4446E 5988-2547EN May 9, 2006

