

## LM97593 Dual ADC / Digital Tuner / AGC

## **General Description**

The LM97593 Dual ADC / Digital Tuner / AGC IC is a two channel digital downconverter (DDC) with integrated 12-bit analog-to-digital converters (ADCs) and automatic gain control (AGC). The LM97593 further enhances National's Diversity Receiver Chipset (DRCS) by integrating a wide-bandwidth dual ADC core with the DDC. The complete DRCS includes one LM97593 Dual ADC / Digital Tuner / AGC and two CLC5526 digitally controlled variable gain amplifiers (DV-GAs). This system allows direct IF sampling of signals up to 300MHz for enhanced receiver performance and reduced system costs. A block diagram for a DRCS-based narrow-band communications system is shown in *Figure 1*.

The LM97593 offers high dynamic range digital tuning and filtering based on hard-wired digital signal processing (DSP) technology. Each channel has independent tuning, phase offset, filter coefficients, and gain settings. Channel filtering is performed by a series of three filters. The first is a 4-stage Cascaded Integrator Comb (CIC) filter with a programmable decimation ratio from 8 to 2048. Next there are two symmetric FIR filters, a 21-tap and a 63-tap, both with independent programmable coefficients. The first FIR filter decimates the data by 2, the second FIR decimates by either 2 or 4. Channel filter bandwidth at 52MSPS ranges from  $\pm$ 650kHz down to  $\pm$ 1.3kHz. At 65MSPS, the maximum bandwidth increases to  $\pm$ 812kHz.

The LM97593's AGC controller monitors the ADC output and controls the ADC input signal level by adjusting the DVGA setting. AGC threshold, deadband+hysteresis, and the loop time constant are user defined. Total dynamic range of greater than 123dB full-scale signal to noise in a 200kHz bandwidth can be achieved with the Diversity Receiver Chipset.

### Features

- 100% Software compatible with the CLC5903
- Pin compatible with the CLC5903 except for the analog input and reference section
- 123 dB dynamic range with CLC5526 DVGA (200kHz)
- On-chip precision reference
- User Programmable AGC with enhanced Power Detector
- Channel Filters include a Fourth Order CIC followed by 21tap and 63-tap Symmetric FIRs
- Flexible output formats
- Serial and Parallel output ports
- JTAG Boundary Scan
- 8-bit Microprocessor Interface
  - 128 pin PQFP

### **Key Specifications**

- Power Consumption (65MSPS) 560 mW (typ)

### Applications

- Cellular Basestations
- GSM / GPRS / EDGE / GSM Phase 2 Receivers
- Satellite Receivers
- Wireless Local Loop Receivers
- Digital Communications



© 2008 National Semiconductor Corporation 300087

www.national.com

Block Diagram 1

## **Connection Diagram**

LM97593



Downloaded from Elcodis.com electronic components distributor

Pin No.	Symbol	Equivalent Circuit	Description
ANALOG I/	0	·	
13	V <sub>IN</sub> A–		Negative differential input signal for the 'A' channel
27		Analog Input	Negative differential input signal for the 'B' channel
14	V <sub>IN</sub> A+		Positive differential input signal for the 'A' channel
26	V <sub>IN</sub> B+	Analog Input	Positive differential input signal for the 'B' channel
	- IN		Reference Select Pin / External Reference Voltage Input
			Input differential full scale swing = $2 \times V_{PEE}$
21	V <sub>REF</sub>	Control / Analog Input	$V_{\text{PEE}} = V_{A}$ to $V_{A} - 0.3V$ : Reference Voltage = 1.0 V (Internal)
			$V_{BEE} = 0.8V$ to 1.5V: Reference Voltage = $V_{BEE}$ (External)
			Common Mode reference voltage for the 'A' channel
15	V <sub>COM</sub> A		Common Mode reference voltage for the 'B' channel
24	V <sub>COM</sub> B	Analog Output	These pins may be loaded to 1 mA for use as temperature stable 1.5V
			references.
16	V <sub>RP</sub> A	Analag Quitaut	Upper reference voltage for the 'A' channel
23	V <sub>RP</sub> B	Analog Output	Upper reference voltage for the 'B' channel
17	V <sub>BN</sub> A		Lower reference voltage for the 'A' channel
22	V <sub>BN</sub> B	Analog Output	Lower reference voltage for the 'B' channel
			This is a three-state pin. $V_{COM} = V_{COM}A$ or $V_{COM}B$ .
			REFSEL/DCS = AGND: the internal reference is enabled and duty cycle
			correction is applied to the ADC input clock (CK).
8	REFSEL/DCS	Control Input	REFSEL/DCS = $V_{COM}$ : the internal reference is enabled and no duty
			cycle correction is applied to the ADC input clock (CK).
			REFSEL/DCS = $V_A$ : DCS is on, the internal reference is disabled. Apply
			A 0.8-1.2V external reference to the V <sub>REF</sub> pin.
DIGITAL I/C			
20		Input	POWER DOWN, when high both ADCs are powered down, when low,
30		input	both ADCs are enabled
			MASTER RESET, Active low
45	MR	Input	Resets all registers within the chip. ASTROBE and BSTROBE are
			asserted during MR.
			SERIAL OUTPUT DATA, Active high
			The 2's complement serial output data is transmitted on these pins, MSB
82	AOUT	Quatariat	first. The output bits change on the rising edge of <b>SCK</b> (falling edge if
78	BOUT	Output	if SCK_POL=1) These pipe are tri stated at power up and are applied
			by the SOLIT EN control register bit. See <i>Figure</i> 13 and <i>Figure</i> 34 timing
			diagrams. In Debug Mode AOUT=DEBUG[1] BOUT=DEBUG[0]
127.125	AGAIN[2:0]		
40:42	BGAIN[2:0]	Output	3 bit bus that sets the gain of the DVGA determined by the AGC circuit.
			DVGA STBOBE, Active low
124	ASTROBE	Output	Strobes the data into the DVGA. See <i>Figure 7</i> and <i>Figure 41</i> timing
43	BSTROBE		diagrams.
			SERIAL DATA CLOCK, Active high or low
			The serial data is clocked out of the chip by this clock. The active edge
			of the clock is user programmable. This pin is tri-stated at power up and
80	SCK	Output	is enabled by the SOUT_EN control register bit. See Figure 13 and
			Figure 34 timing diagrams. In Debug Mode outputs an appropriate clock
			for the debug data. If RATE=0 the input <b>CK</b> duty cycle will be reflected
	1		to SCK.

Pin No.	Symbol	Equivalent Circuit	Description
99	SCK_IN	Input	SERIAL DATA CLOCK INPUT, <i>Active high or low</i> Data bits from a serial daisy-chain slave are clocked into a serial daisy- chain master on the falling edge of SCK_IN (rising if SCK_POL=1 on the slave). Tie low if not used.
81	SFS	Output	SERIAL FRAME STROBE, Active high or low The serial word strobe. This strobe delineates the words within the serial output streams. This strobe is a pulse at the beginning of each serial word (PACKED=0) or each serial word I/Q pair (PACKED=1). The polarity of this signal is user programmable. This pin is tri-stated at power up and is enabled by the SOUT_EN control register bit. See and timing diagrams. In Debug Mode <b>SFS=DEBUG[2]</b> .
84, 86:88, 90, 91, 93:97, 104:106, 108, 109	POUT[15:0]	Output	PARALLEL OUTPUT DATA, <i>Active high</i> The output data is transmitted on these pins in parallel format. The <b>POUT_SEL[2:0]</b> pins select one of eight 16-bit output words. The <b>POUT_EN</b> pin enables these outputs. <b>POUT[15]</b> is the MSB. In Debug Mode <b>POUT[15:0]=DEBUG[19:4]</b> .
112:114	POUT_SEL[2:0]	Input	PARALLEL OUTPUT DATA SELECT, Active high         The 16-bit output word is selected with these 3 pins according to . Not used in Debug Mode. For a serial daisy-chain master, POUT_SEL         [2:0] become inputs from the slave: POUT_SEL[2]=SFS <sub>SLAVE</sub> ,         POUT_SEL[1]=BOUT <sub>SLAVE</sub> , and POUT_SEL[0]=AOUT <sub>SLAVE</sub> . Tie low if not used.
111	POUT_EN	Input	PARALLEL OUTPUT ENABLE. <i>Active low</i> This pin enables the chip to output the selected output word on the <b>POUT[15:0]</b> pins. Not used in Debug Mode. Tie high if not used.
77	RDY	Output	READY FLAG, Active high or low The chip asserts this signal to identify the beginning of an output sample period (OSP). The polarity of this signal is user programmable. This signal is typically used as an interrupt to a DSP chip, but can also be used as a start pulse to dedicated circuitry. This pin is active regardless of the state of SOUT EN. In Debug Mode <b>RDY=DEBUG[3]</b> .
37	ск	Input	INPUT CLOCK. Active high The clock input to the chip. The The $V_{IN}A$ and $V_{IN}B$ analog input signals are sampled on the rising edge of this signal. SI is clocked into the chip on the rising edge of <b>CK</b> .
46	SI	Input	SYNC IN. Active low         The sync input to the chip. The decimation counters, dither, and NCO         phase can be synchronized by SI. This sync is clocked into the chip on         the rising edge of CK. Tie this pin high if external sync is not required.         All sample data is flushed by SI. To properly initialize the DVGA         ASTROBE and BSTROBE are asserted during SI.
62, 63, 69:73, 75	D[7:0]	Input/Output	DATA BUS. Active high This is the 8 bit control data I/O bus. Control register data is loaded into the chip or read from the chip through these pins. The chip will only drive output data on these pins when $\overline{CE}$ is low, $\overline{RD}$ is low, and $\overline{WR}$ is high.
48, 50, 52:57	A[7:0]	Input	ADDRESS BUS. Active high These pins are used to address the control registers within the chip. Each of the control registers within the chip are assigned a unique address. A control register can be written to or read from by setting <b>A</b> [7:0] to the register's address and setting $\overline{CE}$ , $\overline{RD}$ , and $\overline{WR}$ appropriately.
59	RD	Input	READ ENABLE. Active low This pin enables the chip to output the contents of the selected register on the <b>D</b> [7:0] pins when $\overline{CE}$ is also low.

Pin No.	Symbol	Equivalent Circuit	Description			
58	WR	Input	WRITE ENABLE. Active low This pin enables the chip to write the value on the <b>D</b> [7:0] pins into the selected register when $\overline{CE}$ is also low. This pin can also function as <b>RD</b> / $\overline{CE}$ if <b>RD</b> is held low. See for details.			
60	CE	Input	CHIP ENABLE. Active low This control strobe enables the read or write operation. The contents of the register selected by A[7:0] will be output on D[7:0] when $\overline{RD}$ is low and $\overline{CE}$ is low. If $\overline{WR}$ is low and $\overline{CE}$ is low, then the selected register will be loaded with the contents of D[7:0].			
116	TDO	Output	TEST DATA OUT. Active high			
117	TDI	Input	TEST DATA IN. Active high with pull-up			
118	TMS	Input	TEST MODE SELECT. Active high with pull-up			
119	тск	Input	TEST CLOCK. Active high. Tie low if JTAG is not used.			
121	TRST	Input	TEST RESET. Active low with pull-up Asynchronous reset for TAP controller. Tie low or to <b>MR</b> if JTAG is not used.			
122	SCAN_EN	Input	SCAN ENABLE. Active low with pull-up Enables access to internal scan registers. Tie high. Used for manufacturing test only!			
<b>Digital Power</b>	Supplies					
38, 39, 64, 79, 92, 102, 107, 128	V <sub>DR</sub>	DDC Output Driver Power	I/O Power Supply, 3.3V nominal. Quantity 8.			
1, 47, 61, 68, 83, 89, 98, 110	DRGND	DDC Output Driver Ground	I/O Ground Return. Quantity 8.			
49, 74, 85, 115, 123	V <sub>D18</sub>	DDC Core Power	DSP Digital Core Power Supply, 1.8V nominal. Quantity 5.			
49, 74, 85, 115, 123	V <sub>D18</sub>	DDC Core Power	DSP Digital Core Power Supply, 1.8V nominal. Quantity 5.			
44, 51, 65, 66, 76, 103, 120	D18GND	DDC Core Ground	DSP Digital Core Ground Return. Quantity 7.			
4, 6, 31, 34	V <sub>D</sub>	ADC Digital Power	ADC Digital Logic Power Supply, 3.3V nominal. Quantity 4.			
5, 7, 32, 33	DGND	ADC Digital Ground	ADC Digital Logic Ground Return. Quantity 4.			
Analog Powe	r Supplies					
10, 11, 19, 25, 29	V <sub>A</sub>	ADC Analog Power	ADC Analog Power Supply, 3.3V nominal. Quantity 5.			
2, 9, 12, 18, 20, 28	AGND	ADC Analog Ground	ADC Analog Ground Return. Quantity 6.			
Unconnected	Pins					
3, 35, 36, 67, 100, 101	NC	NC	Not Connected. These pins should be left floating.			

## Absolute Maximum Ratings

#### (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ADC Analog, Digital and IO Supply Voltages ( $V_A$ , $V_D$ and $V_{DR}$ )	-0.3V to 4.2V
Difference between $V_A$ , $V_D$ , and $V_{DR}$	≤ 100 mV
Positive Core Supply Voltage (V <sub>D18</sub> )	-0.3V to 2.35V
Voltage on Any Input or Output Pin (Not to exceed 4.2V)	–0.3V to (V <sub>DR</sub> +0.3V)
Input Current at Any Pin other than Supply Pins (Note 3)	±5 mA
Package Input Current (Note 3)	±50 mA
Max Junction Temp (T <sub>J</sub> )	+125°C
Thermal Resistance $(\theta_{JA})$	39°C/W
Package Dissipation at $T_A = 25^{\circ}C$ (Note 4)	3.2W
ESD Susceptibility (Note 5)	
Human Body Model (1.5kΩ, 100pF)	2000 V
Machine Model (0Ω, 200pF)	200 V
Charge Device Model	750 V
Storage Temperature	–65°C to +150°C

## Operating Ratings (Notes 1, 2)

Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 6) **Operating Temperature**  $-40^{\circ}C \le T_A \le +85^{\circ}C$ Range ADC Analog, Digital and IO +3.0V to +3.6V Supply Voltages (V<sub>A</sub>, V<sub>D</sub> and V<sub>DR</sub>) Digital Core Supply Voltage +1.6V to +2.0V (VD18) Difference Between AGND, DGND, DRGND and D18GND ≤ 100 mV Voltage on Any Input or Output 0V to +3.3V Pin 1.0V to 2.0V V<sub>CM</sub> **Clock Duty Cycle** 30% to 70 %

### **Reliability Information**

**Transistor Count** 

1.3 million

## LM97593 Electrical Characteristics

Unless otherwise specified, the following specifications apply: AGND = DGND = DRGND = D18GND = 0V,  $V_A = V_D = V_{DR} = +3.3V$ ,  $V_{D18} = +1.8V$ , Internal  $V_{REF} = +1.0V$ ,  $f_{CLK} = 65$  MHz,  $V_{CM} = V_{COM}$ ,  $t_R = t_F = 1$  ns,  $C_L = 5$  pF/pin. The ADC's 11 most significant bits observed at the mixer output debug tap with NCO = 0Hz. Typical values are for  $T_A = 25^{\circ}C$ . Boldface limits apply for  $T_{MIN} \leq T_A \leq T_{MAX}$ . All other limits apply for  $T_A = 25^{\circ}C$ . (Notes 7, 8, 9)

Symbol	Parameter	Conditions	<b>Typical</b> (Note 10)	Limits	Units (Limits)
STATIC CONVE	RTER CHARACTERISTICS				
	Resolution with No Missing Codes			11	Bits (min)
INII	Integral Non Linearity (Note 11)	Pamp End Point	0.7	2	LSB (max)
		Hamp, End Foint	±0.7	-2	LSB (min)
	Differential Nep Lipearity	Pamp, End Point	+0.3	0.85	LSB (max)
		Hamp, End Folint	±0.5	-0.85	LSB (min)
V <sub>OFF</sub>	Offset Error	-40°C to +85°C	-4.1		LSB
REFERENCE AN	ID ANALOG INPUT CHARACTERISTI	cs			-
V			1 5	1.0	V (min)
V CM	Common Mode input voltage		1.5	2.0	V (max)
V <sub>COM</sub> A V <sub>COM</sub> B	Reference Output Voltage		1.5		V
<u> </u>	V <sub>IN</sub> Input Capacitance (each pin to	CK LOW	8		pF
C <sub>IN</sub>	GND) (V <sub>IN</sub> = 1.5Vdc ±0.5V) (Note 12)	CK HIGH	7		pF
M	External Reference Voltage		10	0.8	V (min)
V <sub>REF</sub>	(Note 14)		1.0	1.2	V (max)
	Reference Input Resistance		1		MΩ
DYNAMIC CONV	ERTER CHARACTERISTICS			4	<u> </u>
FPBW	Full Power Bandwidth		650		MHz
		f <sub>IN</sub> = 20MHz, V <sub>IN</sub> = -3dBFS	66.2		dBFS
SNR	Signal-to-Noise Ratio	f <sub>IN</sub> = 249MHz, V <sub>IN</sub> = -3dBFS	63.7		dBFS
		$f_{IN} = 249MHz, V_{IN} = -9dBFS$	63.9	62.2	dBFS (min)
				-	<u>.</u>

Symbol	Parameter	Conditions	Typical (Note 10)	Limits	Units (Limits)
		$f_{IN} = 20MHz, V_{IN} = -3dBFS$	62.8		dBFS
SINAD	Signal-to-Noise and Distortion	$f_{IN} = 249MHz, V_{IN} = -3dBFS$	62.0		dBFS
		f <sub>IN</sub> = 249MHz, V <sub>IN</sub> = -9dBFS	63.4	60.4	dBFS (min)
	Effective Number of Bits	$f_{IN} = 20MHz, V_{IN} = -3dBFS$	10.6		Bits
ENOB	(Relative to Full Scale)	$f_{IN} = 249MHz, V_{IN} = -3dBFS$	10.0		Bits
		$f_{\rm IN} = 249 \text{MHz}, V_{\rm IN} = -90 \text{BFS}$	10.3		
	Total Llarmania Distortion	$t_{IN} = 20MHz, V_{IN} = -3dBFS$	-77.1		dBc
טחו		$I_{\rm IN} = 249 \text{WHZ}, V_{\rm IN} = -30 \text{BFS}$	-57.9	54 1	dBc (max)
		$f_{\rm N} = 20$ MHz V = -3 dBFS	-04.0	-54.1	dPo
H2	Second Harmonic Distortion	$f_{\rm IN} = 249 \text{MHz}, V_{\rm IN} = -3 \text{dBFS}$	-59.9		dBc
112		$f_{IN} = 249 \text{MHz}, V_{IN} = -9 \text{dBFS}$	-67.3	-59.3	dBc (max)
		$f_{\rm NI} = 20$ MHz. $V_{\rm NI} = -3$ dBFS	-91.7		dBc
H3	Third Harmonic Distortion	$f_{IN} = 249 MHz, V_{IN} = -3 dBFS$	-69.0		dBc
		$f_{IN} = 249 MHz$ , $V_{IN} = -9 dBFS$	-72.5	-56.8	dBc (min)
		$f_{IN} = 20MHz, V_{IN} = -3dBFS$	79.7		dBES
SFDR	Spurious Free Dynamic Range	$f_{IN} = 249 MHz$ , $V_{IN} = -3 dBFS$	68.0		dBFS (min)
		f <sub>IN</sub> = 249MHz, V <sub>IN</sub> = -9dBFS	76.3	67.0	dBFS
-		f <sub>1IN</sub> = 246MHz, V <sub>IN</sub> = -15dBFS			
IMD	Intermodulation Distortion	f <sub>2IN</sub> = 250MHz, V <sub>IN</sub> = -15dBFS	-77.5		dBFS
		$(f_{1IN} + f_{2IN} = -9dBFS)$			
	Dynamic Gain Error	-3 dBFS reference, -50dBFS target	±1.3	±2	dB
INTERCHANNEL	CHARACTERISTICS			•	
	Channel - Channel Offset Match	10 MHz -1dBFS driven	±0.2		%FS
	Channel - Channel Gain Match	10 MHz -1dBFS driven	±0.4		%FS
	Crosstalk (AGC fixed at 0dB gain, with	249MHz -3dBFS driven	60(±42) (Note		
	AGC operating the crosstalk will	channel, $50\Omega$ termination	16)		dBc
	Improve at the output)	measured channel	,		
CIC OUTPUT CH					
SNR	Signal-to-Noise Ratio	CIC Decimation = 8, NCO =	68.6	66.1	dBFS
SINAD	Signal-to-Noise and Distortion	@65MSPS aliases to 11.1	68.5	66.1	dBFS
		MHz), $f_{\rm M} = 249$ MHz at -3dBFS.			
SFDR	Spurious Free Dynamic Range	signal observed at F1 In Debug	75.1	70.3	dBc
		tap			
DDC OUTPUT C	HARACTERISTICS	2		•	
SNR	Signal-to-Noise Ratio	GSM Filter set, 200kHz channel BW, NCO = 11.1MHz	82 (+42) (Note 16)		dBFS
SINAD	Signal-to-Noise and Distortion	(248.9MHz @52MSPS aliases	73		dBc
SFDR	Spurious Free Dynamic Range	to 11.1 MHz), f <sub>S</sub> = 52MSPS, f <sub>IN</sub> = 249MHz at -9dBFS	90		dBc
SNR	Signal-to-Noise Ratio	GSM Filter set, 200kHz channel BW, NCO = 11.1MHz	76 (+42) (Note 16)		dBFS
SINAD	Signal-to-Noise and Distortion	(248.9MHz @52MSPS aliases	74		dBc
SFDR	Spurious Free Dynamic Range	to 11.1 MHz), f <sub>S</sub> = 52MSPS, f <sub>IN</sub> = 249MHz at -3dBFS	90		dBc
SNR	Signal-to-Noise Ratio	GSM Filter set, 200kHz channel BW, NCO = 11.1MHz	79 (+42) (Note 16)		dBFS
SINAD	Signal-to-Noise and Distortion	(248.9MHz @65MSPS aliases	71		dBc
SFDR	Spurious Free Dynamic Range	to 11.1 MHz), $f_S = 65MSPS$ , $f_{IN} = 249MHz$ at -9dBFS	81		dBc

7

LM97593

Symbol	Parameter	Conditions	<b>Typical</b> (Note 10)	Limits	Units (Limits)
SNR	Signal-to-Noise Ratio	GSM Filter set, 200kHz channel BW, NCO = 11.1MHz	74 (+42) (Note 16)		dBFS
SINAD	Signal-to-Noise and Distortion	(248.9MHz @65MSPS aliases	71		dBc
SFDR	Spurious Free Dynamic Range	to 11.1 MHz), f <sub>S</sub> = 65MSPS, f <sub>IN</sub> = 249MHz at -3dBFS	80		dBc

## **DC and Logic Electrical Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DGND = DRGND = D18GND = 0V,  $V_A = V_D = V_{DR} = +3.3V$ ,  $V_{D18} = +1.8V$ , Internal  $V_{REF} = +1.0V$ ,  $f_{CLK} = 65$  MHz,  $V_{CM} = V_{COM}$ ,  $t_R = t_F = TBD$  ns,  $C_L = 5$  pF/pin. CIC Decimation = 48, F2 Decimation = 2. Typical values are for  $T_A = 25^{\circ}$ C. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}.** All other limits apply for  $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Typical (Note 10)	Limits	Units (Limits)
V <sub>IL</sub>	Voltage input low			0.7	V (max)
V <sub>IH</sub>	Voltage input high			2.3	V (min)
I <sub>OZ</sub>	Input current			20	μA
V <sub>OL</sub>	Voltage output low (I <sub>OL</sub> = 7mA)			0.4	V (max)
V <sub>OH</sub>	Voltage output high (I <sub>OH</sub> = -7mA)			2.4	V (min)
C <sub>IN</sub>	Input capacitance			5.0	pF
POWER SUPP	PLY CHARACTERISTICS				
I <sub>A</sub>	ADC Analog Supply Current	65MSPS	96	121	mA (max)
I <sub>A</sub>	ADC Analog Supply Current	52MSPS	84		mA
I <sub>D</sub>	ADC Digital Supply Current	65MSPS	24	28	mA (max)
I <sub>D</sub>	ADC Digital Supply Current	52MSPS	20		mA
I <sub>DR</sub>	Digital Output Supply Current (Note 15)	65MSPS	14	18	mA (max)
I <sub>DR</sub>	Digital Output Supply Current (Note 15)	52MSPS	10		mA
I <sub>D18</sub>	Digital Core Supply Current	65MSPS	67	78	mA (max)
I <sub>D18</sub>	Digital Core Supply Current	52MSPS	53		mA
P <sub>D65</sub>	Total Power Dissipation	GSM Set, 65MSPS	560	793	mW (max)
P <sub>D52</sub>	Total Power Dissipation	GSM Set, 52MSPS	485		mW
PSRR	Power Supply Rejection Ratio	Rejection of Full-Scale Error with VA = 3.0V vs. 3.6V			dB

## **AC Electrical Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DGND = DRGND = D18GND = 0V,  $V_A = V_D = V_{DR} = +3.3V$  (±10%),  $V_{D18} = +1.8V$  (±10%), Internal  $V_{REF} = +1.0V$ ,  $f_{CLK} = 65$  MHz,  $V_{CM} = V_{COM}$ ,  $t_R = t_F = 1$  ns,  $C_L = 5$  pF/pin. CIC Decimation = 48, F2 Decimation = 2. Typical values are for  $T_A = 25^{\circ}$ C. **Boldface limits apply for T\_{MIN} \leq T\_A \leq T\_{MAX}.** All other limits apply for  $T_A = 25^{\circ}$ C. (Note 13)

Clock Input(10)(10)(10)Clock Input $F_{CX}$ Clock (CK) Frequency (Figure 6)2065MHz $I_{DSDC}$ CK dury cycle, DCS oft (Figure 6)4060% $I_{RT}$ CK rise and fall times (V, to V <sub>H</sub> ) (Figure 6)2nsNCO Tuning Resolution0.00500SumNCO Tuning Resolution0.0050Control InterfaceVVV $I_{RA}$ MR Active Time (Figure 4)4CK periods $I_{RAS}$ MR Active Time (Figure 4)6ns $I_{RASU}$ MR Inductive to first Control Port Access (Figure 4)10CK periods $I_{RASU}$ MR Inductive to first Control Port Access (Figure 4)6ns $I_{RASU}$ MR Inductive to CK (Figure 5)6ns $I_{RASU}$ Si Stetup Time to CK (Figure 5)6ns $I_{SBU}$ Si Polse Width (Figure 5)4CK periods $VGA$ InterfaceV2ns $I_{STW}$ AlBSTROBE Inactive Pulse Width (Figure 7)2CK periods $I_{STW}$ AlBCATN satup before AlBSTROBE (Figure 7)6ns $I_{STW}$ POUT_EN Inactive to POUT[15:0] Valid (Figure 6)12ns $I_{STW}$ POUT_EN Active to POUT[15:0] Valid (Figure 7)7ns $I_{STW}$ POUT_EN Active to POUT[15:0] Valid (Figure 7)21.63.5 $I_{STW}$ POUT_EN Active to POUT[15:0] Valid (Figure 7)21.6ns $I_{STW}$ POUT_EN Active to POUT[15:0] Valid (	Symbol	Parameter (C, =50pF)	Min	Typical (Note	Max	Units
	<b>cjc</b> .			10)		
F <sub>DX</sub> Clock (CK) Frequency (Fgure 6)         20         65         MHz           lcxDC         CK duty cycle, DCS off (Figure 6)         40         60         %,           lyr         CK sea and fall times (V <sub>k</sub> to V <sub>m</sub> ) (Figure 6)         2         ns           NCO Tuning Resolution         0.002         Hz         0.005         0           Control Interface         0.005         0         0         0         0           MR Active Time (Figure 4)         4         CK periods         ns         1         CK periods         1           MR Setup Time to CK (Figure 4)         6         0         ns         1         1         CK periods           Markai         MR Setup Time to CK (Figure 5)         2         0         ns         1         1         1         CK periods           Markai         SI Pulse Width (Figure 5)         4         0         CK periods         1	Clock Input		•	•		
Extbol         CK duty cycle, DCS off ( <i>Figure 6</i> )         40         60         %           kgr         CK riss and fall times (V <sub>ii</sub> to V <sub>iii</sub> ) ( <i>Figure 6</i> )         I         2         ns           NCO Tuning Resolution         0.005         0         0         0           Control Interface         NCO Phase Resolution         0.005         0         0           MR Active Time ( <i>Figure 4</i> )         4         CK periods         kanac         MR Active Time ( <i>Figure 4</i> )         6         ns           kanac         MR Hold Time tor CK ( <i>Figure 4</i> )         6         ns         ns           kassu         MR Hold Time tor CK ( <i>Figure 5</i> )         6         ns         ns           sigu         Si Stup Time to CK ( <i>Figure 5</i> )         4         CK periods           VDAA Interface          rs         ns         ns           sigu         Si Pulse Width ( <i>Figure 7</i> )         6         ns         ns           form         AIBGAIN setup before AIBSTROBE ( <i>Figure 7</i> )         6         ns         ns           form         AIBGAIN setup before AIBSTROBE ( <i>Figure 7</i> )         6         ns         ns           form         AIBGAIN setup before AIBSTROBE ( <i>Figure 7</i> )         10         ns         ns	F <sub>CK</sub>	Clock ( <b>CK</b> ) Frequency ( <i>Figure 6</i> )	20		65	MHz
Inp         CK tiss and fall times (V <sub>L</sub> to V <sub>µµ</sub> ) (Figure 6)         2         ns           NCO Tuning Resolution         0.02         H2           NCO Phase Resolution         0.005         o           Cuntrol Interface         0.005         o           Version         MR Active Time (Figure 4)         4         CK periods           kanse         MR Inactive to first Control Port Access (Figure 4)         6         ns           kanse         MR Batup Time to CK (Figure 4)         6         ns         ns           kanse         MR Hold Time from CK (Figure 5)         6         ns         ns           bigs0         Si Puble With (Figure 5)         4         CK periods           VCA Interface         Ns         ns         ns           figure 3)         All BSTROBE Inactive Pulse With (Figure 7)         2         CK periods           VCA Interface         Ns         All BSTROBE Inactive Pulse With (Figure 7)         12         ns           figure 4         All BSTROBE Inactive Pulse With (Figure 7)         2         CK periods         Ns           Parallel Output Interface         -         ns         ns         ns           figure 4)         Active to POUT[15:0] Valid (Figure 10)         -         10	t <sub>CKDC</sub>	CK duty cycle, DCS off (Figure 6)	40		60	%
NCO Tuning Resolution         0.02         Hz           NCO Phase Resolution         0.005         o           Control Interface         0.005         o           MRA         MR Active Time (Figure 4)         4         CK periods           MR Setup Time to CK (Figure 4)         10         CK periods           MR Bud Time trom CK (Figure 4)         2         ns           tassu         SI Setup Time to CK (Figure 5)         6         ns           tassu         SI Pulse Width (Figure 5)         4         CK periods           VGA Interface         3         Fuest Width (Figure 5)         4         CK periods           VGA Interface	t <sub>RF</sub>	CK rise and fall times ( $V_{IL}$ to $V_{IH}$ ) ( <i>Figure 6</i> )			2	ns
NCO Phase Resolution         0.005         o           Control Interface         Version         Version         Version         Version           MR Active to first Control Port Access (Figure 4)         10         CK periods         Version           MR Betup Time to CK (Figure 4)         6         N         ns           MR M Bit Hold Time from CK (Figure 5)         6         N         ns           Sil Setup Time to CK (Figure 5)         6         N         ns           tssu         Sil Setup Time to CK (Figure 5)         6         N         ns           tssu         Sil Polut Time to CK (Figure 5)         6         N         ns           tssu         Sil Polut Time to CK (Figure 5)         6         N         ns           tssu         Sil Polut Time to CK (Figure 5)         6         N         ns           tssu         Sil Polut Time to CK (Figure 5)         CK periods         N         CK periods           tssu         AliBSTROBE Inactive Pulse Width (Figure 7)         2         CK periods         N           tssu         AliBSTROBE Inactive Pulse Width (Figure 7)         12         ns         N           tssu         Polut_EN Nactive to POUT[15:0] Valid (Figure 7)         12         ns         N		NCO Tuning Resolution		0.02		Hz
Control Interface         MR Active Time (Figure 4)         4         CK periods           Stance         MR In active to first Control Port Access (Figure 4)         10         CK periods           Stansu         MR Setup Time to CK (Figure 4)         6         ns           Stansu         MR Setup Time to CK (Figure 5)         6         ns           Stansu         SI Setup Time to CK (Figure 5)         2         ns           Stansu         SI Setup Time to CK (Figure 5)         4         CK periods           DVGA Interface         MISTROBE Inactive Pulse Width (Figure 7)         2         CK periods           Ltmw         AIBGAIN setup before AIBSTROBE (Figure 7)         6         ns           Variant         AIBGAIN setup before AIBSTROBE (Figure 7)         6         ns           Variant         AIBGAIN setup before AIBSTROBE (Figure 7)         6         ns           Variant         AIBGAIN setup before AIBSTROBE (Figure 9)         10         ns           Verw         POUT_EN Active to POUT[15:0] Valid (Figure 9)         10         ns           Verw         POUT_EN Inactive to POUT[15:0] Valid (Figure 10)         13         ns           Verw         RDY to DUT[15:0] New Value Valid (Note 3) (Figure 12)         4         ns           Seck to SFS Valid (Note 3)		NCO Phase Resolution		0.005		0
Instruction         Min Active Time (Figure 4)         4         CK periods           Instruction         Min Active Time (CF) (Figure 4)         10         CK periods           Instruction         Min Restup Time to CK (Figure 4)         2         ns           Instruction         Si Stup Time to CK (Figure 5)         6         ns           Instruction         Si Pulse Width (Figure 5)         4         CK periods           DVGA Interface         Si Pulse Width (Figure 5)         4         CK periods           Instruction         AliBGAIN setup to Poly (Figure 7)         2         CK periods           Very         AliBGAIN setup before AliBSTROBE (Figure 7)         2         CK periods           Instruction         AliBGAIN setup before AliBSTROBE (Figure 7)         6         ns           Very         POUT_EN Active to POUT[15:0] Valid (Figure 9)         10         ns           Very         POUT_EN Inactive to POUT[15:0] Valid (Figure 9)         10         ns           Very         POUT_EN Inactive to POUT[15:0] Valid (Figure 10)         7         ns           Very         POUT_EN Inactive to POUT[15:0] Valid (Figure 11)         7         ns           Very         POUT_EN Inactive to POUT[15:0] Valid (Figure 12)         4         ns           Very	Control Interfa	ce				
Hinter         MR hactive to first Control Port Access (Figure 4)         10         CK periods           Name         MR Hold Time to CK (Figure 4)         6         ns           Sigure 3         Si Setup Time to CK (Figure 4)         2         ns           tsisu         Si Setup Time to CK (Figure 5)         6         ns           tsisu         Si Hold Time from CK (Figure 5)         2         ns           VGA Interface         Time to CK (Figure 5)         2         ns           VGA Interface         Time to CK (Figure 5)         2         CK periods           VGAI Interface         Time to CK (Figure 7)         2         CK periods           Variation         AlBGAIN setup before AlBSTROBE (Figure 7)         6         ns           Parallel Output Interface         Time to CM (Figure 5)         10         ns           Verw         POUT_EN Active to POUT[15:0] Valid (Figure 7)         6         ns           tcpstr         POUT_EN Active to POUT[15:0] Valid (Figure 7)         10         ns           tcpstr         POUT_EN Active to POUT[15:0] Valid (Figure 7)         10         ns           tcpstr         POUT_EN Active to POUT[15:0] Valid (Figure 7)         10         ns           tcpstr         POUT_EN Active to POUT[15:0] Valid (Figure 7)	t <sub>MRA</sub>	MR Active Time ( <i>Figure 4</i> )	4			CK periods
t <sub>MRSU</sub> MR Setup Time to CK ( <i>Figure 4</i> )         6         ns           t <sub>MRH</sub> MR Hold Time from CK ( <i>Figure 4</i> )         2	t <sub>MRIC</sub>	<b>MR</b> Inactive to first Control Port Access ( <i>Figure 4</i> )	10			CK periods
Number	t <sub>MRSU</sub>	MR Setup Time to CK (Figure 4)	6			ns
tstau         Si Setup Time to CK ( <i>Figure 5</i> )         6         ns           tst         Si Pulse Width ( <i>Figure 5</i> )         2          ns           tst         Si Pulse Width ( <i>Figure 5</i> )         4          CK periods           DVGA Interface             CK periods           tesm         AlBSTROBE Inactive Pulse Width ( <i>Figure 7</i> )         6          ns           Parallel Output Interface                tesm         POUT_EN Active to POUT[15:0] Valid ( <i>Figure 9</i> )          10         ns           testv         POUT_EN Inactive to POUT[15:0] Valid ( <i>Figure 9</i> )          133         ns           testv         POUT_EN Inactive to POUT[15:0] Valid ( <i>Figure 10</i> )          17         ns           testv         PSEL[2:0] to POUT[15:0] Valid ( <i>Figure 10</i> )          17         ns           testv         RDY to POUT[15:0] Valid ( <i>Figure 13</i> )        2         1.6         3.5         ns           testv         SCK to AIBOUT Valid (Note 3) ( <i>Figure 13</i> )        2         1.7         3.5         ns           textv         SCK to AIBOUT Valid (Figure 13)	t <sub>MRH</sub>	<b>MR</b> Hold Time from CK ( <i>Figure 4</i> )	2			ns
SI Hold Time from CK (Figure 5)         2         ns           t <sub>sW</sub> SI Pulse Width (Figure 5)         4         CK periods           DVGA Interface           LTWW         AIBSTROBE Inactive Pulse Width (Figure 7)         2         CK periods           t <sub>STW</sub> AIBGAIN setup before AIBSTROBE (Figure 7)         6         ns           Parallel Output Interface         12         ns           t <sub>GENV</sub> POUT_EN Active to POUT[15:0] Valid (Figure 9)         10         ns           t <sub>GENV</sub> POUT_EN Inactive to POUT[15:0] Th-State (Figure 9)         113         ns           t <sub>GENV</sub> PSEL[2:0] to POUT[15:0] Valid (Figure 10)         133         ns           t <sub>SELV</sub> PSEL[2:0] to POUT[15:0] New Value Valid (Note 5) (Figure 17)         7         ns           t <sub>OBS</sub> SCK to POUT[15:0] RDY, SFS, AOUT, BOUT Valid (Figure 12)         4         ns           t <sub>OWV</sub> RDK to SFS Valid (Note 3) (Figure 13)         -2         1.6         3.5         ns           t <sub>OV</sub> SCK to AIBOUT Valid (Note 4) (Figure 8)         3         1.4         ns           t <sub>DOMU</sub> PSEL[2:0] Hold Time from SCK_IN (Figure 8)         3         1.4         ns           t <sub>DOMU</sub> SCK to RDY valid (Figure 13)	t <sub>SISU</sub>	SI Setup Time to CK ( <i>Figure 5</i> )	6			ns
Image         SI Pulse Width (Figure 5)         4         CK periods           UGA Interface         AIBSTROBE Inactive Pulse Width (Figure 7)         2         CK periods           Isgre AIBGAIN setup before AIBSTROBE (Figure 7)         6         ns         ns           Parallel Output Interface         12         ns         ns           Iopenview         POUT_EN Active to POUT[15:0] Valid (Figure 9)         10         ns           Iopenview         POUT_EN Inactive to POUT[15:0] Tri-State (Figure 9)         110         ns           Iopenview         POUT_EN Inactive to POUT[15:0] Tri-State (Figure 9)         13         ns           Iopenview         RDY to POUT[15:0] New Value Value (Value 17)         7         ns           Iopenview         RDY to POUT[15:0] RDY.SFS, AOUT, BOUT Valid (Figure 12)         4         ns           Serial Interface         12         ns         ns           Ispesv         SCK to RSV Valid (Note 3) (Figure 13)         -2         1.6         3.5         ns           Iopenv         SCK to ABOUT Valid (Note 4) (Figure 8)         0.5         -0.9         ns         stack           Iopenv         SCK to RDY valid (Figure 13)         -3         1.4         ns         stack           Iopenv         SCK to RDY valid (Figure 14) </td <td>t<sub>SIH</sub></td> <td>SI Hold Time from CK (<i>Figure 5</i>)</td> <td>2</td> <td></td> <td></td> <td>ns</td>	t <sub>SIH</sub>	SI Hold Time from CK ( <i>Figure 5</i> )	2			ns
DVGA Interface           Istmw         AlBSTROBE Inactive Pulse Width (Figure 7)         2         CK periods           Instruct of the setup before AIBSTROBE (Figure 7)         6         1         ns           Parallel Output Interface         12         ns           topENV         POUT_EN Active to POUT[15:0] Valid (Figure 9)         1         10         ns           topENT         POUT_EN Inactive to POUT[15:0] Valid (Figure 9)         10         ns           topENT         POUT_EN Inactive to POUT[15:0] Valid (Figure 9)         10         ns           topENT         POUT_EN Inactive to POUT[15:0] Valid (Figure 9)         10         ns           topENT         POUT_EN Inactive to POUT[15:0] Valid (Figure 9)         10         ns           topCN         RDP to POUT[15:0] New Value Valid (Neigure 10)         7         ns           topG         SCK to POUT[15:0] New Value Valid (Neigure 12)         4         ns           topG         SCK to SFS Valid (Note 3) (Figure 13)         -2         1.6         3.5         ns           topW         SCK to RDY valid (Figure 13)         -2         1.7         3.5         ns           topW         SCK to RDY valid (Figure 13)         -3         1.8         4         ns           topCMH	t <sub>SIW</sub>	SI Pulse Width ( <i>Figure 5</i> )	4			CK periods
Image         Image All BSTROBE Inactive Pulse Width ( <i>Figure 7</i> )         2         CK periods           tsm         All BGAIN setup before All BSTROBE ( <i>Figure 7</i> )         6         ns           Parallel Output Interface          12         ns           toenv         POUT_EN Active to POUT[15:0] Valid ( <i>Figure 9</i> )         10         ns           teenv         POUT_EN inactive to POUT[15:0] Valid ( <i>Figure 9</i> )         10         ns           teenv         PSEL[2:0] to POUT[15:0] Valid ( <i>Figure 10</i> )         13         ns           teenv         PSEL[2:0] to POUT[15:0] Valid ( <i>Figure 10</i> )         4         ns           teenv         PSEL[2:0] to POUT[15:0] New Value Valid (Note 5) ( <i>Figure 11</i> )         7         ns           teenv         RDY to POUT[15:0] RDY, SFS. AOUT, BOUT Valid ( <i>Figure 12</i> )         4         ns           Serial Interface          7         ns         tersv           tory         SCK to AIBOUT Valid (Note 3) ( <i>Figure 13</i> )         -2         1.6         3.5         ns           tory         SCK to AIBOUT Valid (Note 3) ( <i>Figure 8</i> )         0.5         -0.9         ns         tersv           tory         SCK to RDY valid ( <i>Figure 13</i> )         -3         1.8         4         ns           tory         SCK to RD	<b>DVGA Interfac</b>	e	-			
AIBGAIN setup before AIBSTROBE (Figure 7)         6         ns           Parallel Output Interface         Interface         Interface         Interface           toekny         POUT_EN Active to POUT[15:0] Valid (Figure 9)         Interface         Interface           toekny         POUT_EN Inactive to POUT[15:0] Tri-State (Figure 9)         Interface         Interface           tselv         PSEL[2:0] to POUT[15:0] Nalid (Figure 10)         Interface         Interface           tselv         PSEL (Store POUT[15:0] Nalid (Figure 13)         Interface         Interface           tsersv         SCK to SFS Valid (Note 3) (Figure 13)         -2         Interface           toOW         RDY Pulse Width (Figure 13)         -2         Interface         Interface           toOM         PSEL[2:0] Setup Time to SCK_IN (Figure 8)         0.5         -0.9         Ins           toOM         SCK to RDY valid (Figure 13)         -3         Interface         Interface           toOM         SCK to RDY valid (Figure 13)         -3         Interface         Interface           toOM         SCK to RDY valid (Figure 13)         -3         Interface         Interface           toOM         SCK to RDY valid (Figure 13)         -3         Interface         Interface           tippeo	t <sub>STIW</sub>	AIBSTROBE Inactive Pulse Width (Figure 7)		2		CK periods
Parallel Output Interface         total         12         ns           t_DENV         POUT_EN Active to POUT[15:0] Valid (Figure 9)         10         ns           t_DENT         POUT_EN Inactive to POUT[15:0] Tri-State (Figure 9)         10         ns           t_BELV         PSEL[2:0] to POUT[15:0] Valid (Figure 10)         13         ns           t_POV         RDY to POUT[15:0] New Value Valid (Note 5) (Figure 11)         7         ns           t_BBG         SCK to POUT[15:0], RDY, SFS, AOUT, BOUT Valid (Figure 12)         4         ns           Serial Interface         100         12         16         3.5         ns           t_DBG         SCK to SFS Valid (Note 3) (Figure 13)         -2         1.6         3.5         ns           t_OV         SCK to AIBOUT Valid (Note 4) (Figure 13)         -2         1.7         3.5         ns           t_DWW         RDY Pulse Width (Figure 13)         -2         1.7         3.5         ns           t_DCMH         PSEL[2:0] Setup Time to SCK_IN (Figure 8)         0.5         -0.9         ns           t_DCMH         PSEL[2:0] Hold Time from SCK_IN (Figure 8)         0.5         -0.9         ns           t_BDV         SCK to RDY valid (Figure 13)         -3         1.8         4         ns <td>t<sub>GSTB</sub></td> <td>AIBGAIN setup before AIBSTROBE (Figure 7)</td> <td>6</td> <td></td> <td></td> <td>ns</td>	t <sub>GSTB</sub>	AIBGAIN setup before AIBSTROBE (Figure 7)	6			ns
topew         POUT_EN Active to POUT[15:0] Valid ( <i>Figure 9</i> )         12         ns           topent         POUT_EN Inactive to POUT[15:0] Tri-State ( <i>Figure 9</i> )         10         ns           tstr         PSEL[2:0] to POUT[15:0] Valid ( <i>Figure 10</i> )         13         ns           tcvv         RDY to POUT[15:0] New Value Valid (Note 5) ( <i>Figure 11</i> )         7         ns           tcvv         RDY to POUT[15:0], RDY, SFS, AOUT, BOUT Valid ( <i>Figure 12</i> )         4         ns           Serial Interface         5         SCK to SFS Valid (Note 3) ( <i>Figure 13</i> )         -2         1.6         3.5         ns           tapsv         SCK to AlBOUT Valid (Note 4) ( <i>Figure 13</i> )         -2         1.7         3.5         ns           tapow         RDY Pulse Width ( <i>Figure 13</i> )         -2         1.7         3.5         ns           tapow         RDY Pulse Width ( <i>Figure 13</i> )         -2         1.7         3.5         ns           tapow         RDY Pulse Width ( <i>Figure 13</i> )         -2         1.7         3.5         ns           tapow         RDY Pulse Width ( <i>Figure 13</i> )         -3         1.4         ns           tapow         SCK to RDY valid ( <i>Figure 13</i> )         -3         1.8         4         ns           tapow         SCK to RDY valid (	Parallel Output	tInterface				
toent         POUT_EN Inactive to POUT[15:0] Tri-State (Figure 9)         10         ns           tselv         PSEL[2:0] to POUT[15:0] Valid (Figure 10)         13         ns           tpov         RDY to POUT[15:0] New Value Valid (Note 5) (Figure 11)         7         ns           tpop         RDY to POUT[15:0] New Value Valid (Note 5) (Figure 12)         4         ns           Serial Interface         4         ns           tspsv         SCK to SFS Valid (Note 3) (Figure 13)         -2         1.6         3.5         ns           tspsv         SCK to AlBOUT Valid (Note 4) (Figure 13)         -2         1.7         3.5         ns           tcocMsu         PSEL[2:0] Setup Time to SCK_IN (Figure 8)         3         1.4         ns           tcocMsu         PSEL[2:0] Hold Time from SCK_IN (Figure 8)         -0.5         -0.9         ns           tcocMsu         PSEL[2:0] Hold Time from SCK_IN (Figure 8)         3         1.4         ns           tpcode         Propagation Delay TCK to TDO (Figure 14)         -3         1.8         4         ns           tsco         Propagation Delay TCK to TDO (Figure 14)         25         ns         1.4         ns           tpcD         Disable Time TCK to TDO (Figure 14)         25         ns         1.5	t <sub>OENV</sub>	POUT_EN Active to POUT[15:0] Valid (Figure 9)			12	ns
tselv         PSEL[2:0] to POUT[15:0] Valid (Figure 10)         13         ns           t <sub>POV</sub> RDY to POUT[15:0] New Value Valid (Note 5) (Figure 11)         7         ns           t <sub>DBG</sub> SCK to POUT[15:0], RDY, SFS, AOUT, BOUT Valid (Figure 12)         4         ns           Serial Interface         4         ns           t <sub>SFSV</sub> SCK to SFS Valid (Note 3) (Figure 13)         -2         1.6         3.5         ns           t <sub>OV</sub> SCK to AlBOUT Valid (Note 4) (Figure 13)         -2         1.7         3.5         ns           t <sub>DOW</sub> RDY Pulse Width (Figure 13)         -2         CK periods         to periods           t <sub>DCMSU</sub> PSEL[2:0] Setup Time to SCK_IN (Figure 8)         3         1.4         ns           t <sub>DCMM</sub> PSEL[2:0] Hold Time from SCK_IN (Figure 8)         0.5         -0.9         ns           t <sub>RDVV</sub> SCK to RDY valid (Figure 13)         -3         1.8         4         ns           t <sub>DCMM</sub> PSEL[2:0] Hold Time from SCK_IN (Figure 8)         0.5         -0.9         ns         ts           t <sub>DCMM</sub> SCK to RDY valid (Figure 13)         -3         1.8         4         ns           t <sub>IPDV</sub> SCK to TDO (Figure 14)         10         5	t <sub>OENT</sub>	POUT_EN Inactive to POUT[15:0] Tri-State (Figure 9)			10	ns
tpov         RDY to POUT[15:0] New Value Valid (Note 5) (Figure 11)         7         ns           t_DBG         SCK to POUT[15:0], RDY, SFS, AOUT, BOUT Valid (Figure 12)         4         ns           Serial Interface	t <sub>SELV</sub>	PSEL[2:0] to POUT[15:0] Valid (Figure 10)			13	ns
t_DBG         SCK to POUT[15:0], RDY, SFS, AOUT, BOUT Valid (Figure 12)         4         ns           Serial Interface         t_SFSV         SCK to SFS Valid (Note 3) (Figure 13)         -2         1.6         3.5         ns           t_SFSV         SCK to AIBOUT Valid (Note 4) (Figure 13)         -2         1.7         3.5         ns           t_DVW         RDY Pulse Width (Figure 13)         -2         1.7         3.5         ns           t_RDVW         RDY Pulse Width (Figure 13)         -2         1.7         3.5         ns           t_DCMSU         PSEL[2:0] Setup Time to SCK_IN (Figure 8)         3         1.4         ns           t_DCMH         PSEL[2:0] Hold Time from SCK_IN (Figure 8)         0.5         -0.9         ns           t_BOYV         SCK to RDY valid (Figure 13)         -3         1.8         4         ns           t_DCMH         PSEL[2:0] Hold Time from SCK_IN (Figure 8)         0.5         -0.9         ns           t_DCMH         SCK to RDY valid (Figure 13)         -3         1.8         4         ns           t_DCMH         PSEL[2:0] Hold Time from SCK_IN (Figure 14)         0.5         -0.9         ns           t_BOYV         SCK to RDY valid (Figure 14)         10         1.5         ns	t <sub>POV</sub>	RDY to POUT[15:0] New Value Valid (Note 5) (Figure 11)			7	ns
Serial Interface           t <sub>SFSV</sub> SCK to SFS Valid (Note 3) (Figure 13)         -2         1.6         3.5         ns           t <sub>OV</sub> SCK to AlBOUT Valid (Note 4) (Figure 13)         -2         1.7         3.5         ns           t <sub>BDYW</sub> RDY Pulse Width (Figure 13)         -2         1.7         3.5         ns           t <sub>DCMSU</sub> PSEL[2:0] Setup Time to SCK_IN (Figure 8)         3         1.4         .         ns           t <sub>DCMH</sub> PSEL[2:0] Hold Time from SCK_IN (Figure 8)         0.5         -0.9         .         ns           t <sub>DCMH</sub> PSEL[2:0] Hold Time from SCK_IN (Figure 8)         3         1.4         .         ns           t <sub>DCMH</sub> PSEL[2:0] Hold Time from SCK_IN (Figure 8)         3         1.8         4         ns           t <sub>DCMH</sub> SCK to RDY valid (Figure 13)         -3         1.8         4         ns           t <sub>DPCM</sub> SCK to RDY cold Time from SCK_IN (Figure 8)         -3         1.8         4         ns           t <sub>JSCO</sub> Propagation Delay TCK to TDO (Figure 14)         -3         5         ns           t <sub>JSCO</sub> Propagation Delay TCK to Data Out (Figure 14)         0         25         ns           t <sub>JSDZ</sub>	t <sub>DBG</sub>	SCK to POUT[15:0], RDY, SFS, AOUT, BOUT Valid (Figure 12)			4	ns
t <sub>SFSV</sub> SCK to SFS Valid (Note 3) (Figure 13)         -2         1.6         3.5         ns           t <sub>OV</sub> SCK to AlBOUT Valid (Note 4) (Figure 13)         -2         1.7         3.5         ns           t <sub>RDYW</sub> RDY Pulse Width (Figure 13)         -2         1.7         3.5         ns           t <sub>DCMSU</sub> PSEL[2:0] Setup Time to SCK_IN (Figure 8)         3         1.4         ns           t <sub>DCMH</sub> PSEL[2:0] Hold Time from SCK_IN (Figure 8)         0.5         -0.9         ns           t <sub>RDYV</sub> SCK to RDY valid (Figure 13)         -3         1.8         4         ns           JTAG Interface	Serial Interface					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>SFSV</sub>	SCK to SFS Valid (Note 3) (Figure 13)	-2	1.6	3.5	ns
t <sub>RDYW</sub> RDY Pulse Width (Figure 13)         2         CK periods           t <sub>DCMSU</sub> PSEL[2:0] Setup Time to SCK_IN (Figure 8)         3         1.4         ns           t <sub>DCMH</sub> PSEL[2:0] Hold Time from SCK_IN (Figure 8)         0.5         -0.9         ns           t <sub>RDYV</sub> SCK to RDY valid (Figure 13)         -3         1.8         4         ns           JTAG Interface         -3         1.8         4         ns            t <sub>RDYV</sub> SCK to RDY valid (Figure 14)         25         ns           t <sub>JSCO</sub> Propagation Delay TCK to TDO (Figure 14)         35         ns           t <sub>JSCO</sub> Propagation Delay TCK to Data Out (Figure 14)         25         ns           t <sub>JSCO</sub> Propagation Delay TCK to Data Out (Figure 14)         25         ns           t <sub>JSCO</sub> Propagation Delay TCK to Data Out (Figure 14)         35         ns           t <sub>JSDZ</sub> Disable Time TCK to TDO (Figure 14)         25         ns           t <sub>JSDZ</sub> Disable Time TCK to Data Out (Figure 14)         0         25         ns           t <sub>JSEN</sub> Enable Time TCK to Data Out (Figure 14)         0         ns         ns           t <sub>JSEN</sub> Enable Time TDI, TMS to TCK (Figure 14) </td <td>t<sub>ov</sub></td> <td>SCK to AIBOUT Valid (Note 4) (Figure 13)</td> <td>-2</td> <td>1.7</td> <td>3.5</td> <td>ns</td>	t <sub>ov</sub>	SCK to AIBOUT Valid (Note 4) (Figure 13)	-2	1.7	3.5	ns
t <sub>DCMSU</sub> PSEL[2:0] Setup Time to SCK_IN ( <i>Figure 8</i> )         3         1.4         ns           t <sub>DCMH</sub> PSEL[2:0] Hold Time from SCK_IN ( <i>Figure 8</i> )         0.5         -0.9         ns           t <sub>RDYV</sub> SCK to RDY valid ( <i>Figure 13</i> )         -3         1.8         4         ns           JTAG Interface          -3         1.8         4         ns           t <sub>RDYV</sub> SCK to RDY valid ( <i>Figure 13</i> )         -3         1.8         4         ns           JTAG Interface          -3         1.8         4         ns           t <sub>RDYV</sub> SCK to RDY valid ( <i>Figure 13</i> )         -3         1.8         4         ns           JTAG Interface          25         ns         1 <td>t<sub>RDYW</sub></td> <td>RDY Pulse Width (Figure 13)</td> <td></td> <td>2</td> <td></td> <td>CK periods</td>	t <sub>RDYW</sub>	RDY Pulse Width (Figure 13)		2		CK periods
$t_{DCMH}$ PSEL[2:0] Hold Time from SCK_IN (Figure 8)0.5-0.9ns $t_{RDYV}$ SCK to RDY valid (Figure 13)-31.84nsJTAG Interfacet_{JPCOPropagation Delay TCK to TDO (Figure 14)25ns $t_{JSCO}$ Propagation Delay TCK to Data Out (Figure 14)35ns $t_{JPDZ}$ Disable Time TCK to TDO (Figure 14)25ns $t_{JPDZ}$ Disable Time TCK to Data Out (Figure 14)25ns $t_{USDZ}$ Disable Time TCK to TDO (Figure 14)35ns $t_{JPEN}$ Enable Time TCK to TDO (Figure 14)025ns $t_{JSEN}$ Enable Time TCK to Data Out (Figure 14)035ns $t_{JSEN}$ Enable Time TCK to Data Out (Figure 14)0nsns $t_{JSEN}$ Setup Time Data to TCK (Figure 14)10nsns $t_{JPSU}$ Setup Time TDI, TMS to TCK (Figure 14)10nsns $t_{JPH}$ Hold Time Data to TCK (Figure 14)45nsns $t_{JCH}$ TCK Pulse Width High (Figure 14)50nsns	t <sub>DCMSU</sub>	PSEL[2:0] Setup Time to SCK_IN (Figure 8)	3	1.4		ns
t <sub>RDVV</sub> SCK to RDY valid (Figure 13)         -3         1.8         4         ns           JTAG Interface         t <sub>JPCO</sub> Propagation Delay TCK to TDO (Figure 14)         25         ns           t <sub>JSCO</sub> Propagation Delay TCK to Data Out (Figure 14)         35         ns           t <sub>JSCO</sub> Propagation Delay TCK to Data Out (Figure 14)         35         ns           t <sub>JSCO</sub> Disable Time TCK to TDO (Figure 14)         25         ns           t <sub>JDZ</sub> Disable Time TCK to Data Out (Figure 14)         25         ns           t <sub>JSDZ</sub> Disable Time TCK to Data Out (Figure 14)         0         25         ns           t <sub>JSEN</sub> Enable Time TCK to Data Out (Figure 14)         0         25         ns           t <sub>JSEN</sub> Enable Time TCK to Data Out (Figure 14)         0         35         ns           t <sub>JSEN</sub> Enable Time TCK to TDO (Figure 14)         0         35         ns           t <sub>JSEN</sub> Setup Time Data to TCK (Figure 14)         10         ns           t <sub>JSEN</sub> Setup Time TDI, TMS to TCK (Figure 14)         10         ns           t <sub>JSEN</sub> Betup Time TDI, TMS to TCK (Figure 14)         10         ns           t <sub>JSH</sub> Hold Time Data to TCK (Figure 1	t <sub>DCMH</sub>	PSEL[2:0] Hold Time from SCK_IN (Figure 8)	0.5	-0.9		ns
JTAG Interface $t_{JPCO}$ Propagation Delay TCK to TDO (Figure 14)25ns $t_{JSCO}$ Propagation Delay TCK to Data Out (Figure 14)35ns $t_{JPDZ}$ Disable Time TCK to TDO (Figure 14)25ns $t_{JSDZ}$ Disable Time TCK to Data Out (Figure 14)35ns $t_{JSDZ}$ Disable Time TCK to TDO (Figure 14)025ns $t_{JPEN}$ Enable Time TCK to TDO (Figure 14)035ns $t_{JSEN}$ Enable Time TCK to Data Out (Figure 14)035ns $t_{JSEN}$ Setup Time Data to TCK (Figure 14)10ns $t_{JPSU}$ Setup Time TDI, TMS to TCK (Figure 14)10ns $t_{JSH}$ Hold Time TCK to TDI, TMS (Figure 14)45ns $t_{JCH}$ TCK Pulse Width High (Figure 14)50ns	t <sub>RDYV</sub>	SCK to RDY valid ( <i>Figure 13</i> )	-3	1.8	4	ns
t_JPCO         Propagation Delay TCK to TDO (Figure 14)         25         ns           t_JSCO         Propagation Delay TCK to Data Out (Figure 14)         35         ns           t_JPDZ         Disable Time TCK to TDO (Figure 14)         25         ns           t_JSDZ         Disable Time TCK to Data Out (Figure 14)         25         ns           t_JSDZ         Disable Time TCK to Data Out (Figure 14)         35         ns           t_JSDZ         Disable Time TCK to TDO (Figure 14)         0         25         ns           t_JSEN         Enable Time TCK to Data Out (Figure 14)         0         35         ns           t_JSU         Setup Time Data to TCK (Figure 14)         0         35         ns           t_JSU         Setup Time Data to TCK (Figure 14)         10         ns         ns           t_JPSU         Setup Time TDI, TMS to TCK (Figure 14)         10         ns         ns           t_JPH         Hold Time Data to TCK (Figure 14)         45         ns         ns           t_JCH         TCK Pulse Width High (Figure 14)         50         ns         ns	JTAG Interface					
t <sub>JSCO</sub> Propagation Delay TCK to Data Out ( <i>Figure 14</i> )         35         ns           t <sub>JPDZ</sub> Disable Time TCK to TDO ( <i>Figure 14</i> )         25         ns           t <sub>JSDZ</sub> Disable Time TCK to Data Out ( <i>Figure 14</i> )         35         ns           t <sub>JSDZ</sub> Disable Time TCK to TDO ( <i>Figure 14</i> )         35         ns           t <sub>JSDZ</sub> Disable Time TCK to TDO ( <i>Figure 14</i> )         0         25         ns           t <sub>JSEN</sub> Enable Time TCK to Data Out ( <i>Figure 14</i> )         0         35         ns           t <sub>JSEN</sub> Enable Time TCK to Data Out ( <i>Figure 14</i> )         0         35         ns           t <sub>JSEN</sub> Setup Time Data to TCK ( <i>Figure 14</i> )         10         ns         ns           t <sub>JSSU</sub> Setup Time TDI, TMS to TCK ( <i>Figure 14</i> )         10         ns         ns           t <sub>JSH</sub> Hold Time Data to TCK ( <i>Figure 14</i> )         45         ns         1s           t <sub>JCH</sub> TCK Pulse Width High ( <i>Figure 14</i> )         50         ns         ns	t <sub>JPCO</sub>	Propagation Delay <b>TCK</b> to <b>TDO</b> ( <i>Figure 14</i> )			25	ns
$t_{JPDZ}$ Disable Time TCK to TDO (Figure 14)25ns $t_{JSDZ}$ Disable Time TCK to Data Out (Figure 14)35ns $t_{JPEN}$ Enable Time TCK to TDO (Figure 14)025ns $t_{JSEN}$ Enable Time TCK to Data Out (Figure 14)035ns $t_{JSSU}$ Setup Time Data to TCK (Figure 14)10ns $t_{JPSU}$ Setup Time TDI, TMS to TCK (Figure 14)10ns $t_{JSH}$ Hold Time Data to TCK (Figure 14)10ns $t_{JPH}$ Hold Time TCK to TDI, TMS (Figure 14)45ns $t_{JCH}$ TCK Pulse Width High (Figure 14)50ns	t <sub>JSCO</sub>	Propagation Delay <b>TCK</b> to Data Out ( <i>Figure 14</i> )			35	ns
$t_{JSDZ}$ Disable Time TCK to Data Out (Figure 14)35ns $t_{JPEN}$ Enable Time TCK to TDO (Figure 14)025ns $t_{JSEN}$ Enable Time TCK to Data Out (Figure 14)035ns $t_{JSSU}$ Setup Time Data to TCK (Figure 14)10ns $t_{JPSU}$ Setup Time TDI, TMS to TCK (Figure 14)10ns $t_{JSH}$ Hold Time Data to TCK (Figure 14)45ns $t_{JPH}$ Hold Time TCK to TDI, TMS (Figure 14)45ns $t_{JCH}$ TCK Pulse Width High (Figure 14)50ns	t <sub>JPDZ</sub>	Disable Time <b>TCK</b> to <b>TDO</b> ( <i>Figure 14</i> )			25	ns
t <sub>JPEN</sub> Enable Time TCK to TDO (Figure 14)         0         25         ns           t <sub>JSEN</sub> Enable Time TCK to Data Out (Figure 14)         0         35         ns           t <sub>JSSU</sub> Setup Time Data to TCK (Figure 14)         10         ns           t <sub>JPSU</sub> Setup Time TDI, TMS to TCK (Figure 14)         10         ns           t <sub>JSH</sub> Hold Time Data to TCK (Figure 14)         10         ns           t <sub>JPH</sub> Hold Time TCK to TDI, TMS (Figure 14)         45         ns           t <sub>JCH</sub> TCK Pulse Width High (Figure 14)         50         ns	t <sub>JSDZ</sub>	Disable Time <b>TCK</b> to Data Out ( <i>Figure 14</i> )			35	ns
$t_{JSEN}$ Enable Time TCK to Data Out (Figure 14)035ns $t_{JSSU}$ Setup Time Data to TCK (Figure 14)10ns $t_{JPSU}$ Setup Time TDI, TMS to TCK (Figure 14)10ns $t_{JSH}$ Hold Time Data to TCK (Figure 14)45ns $t_{JPH}$ Hold Time TCK to TDI, TMS (Figure 14)45ns $t_{JCH}$ TCK Pulse Width High (Figure 14)50ns	t <sub>JPEN</sub>	Enable Time <b>TCK</b> to <b>TDO</b> ( <i>Figure 14</i> )	0		25	ns
t <sub>JSSU</sub> Setup Time Data to TCK (Figure 14)         10         ns           t <sub>JPSU</sub> Setup Time TDI, TMS to TCK (Figure 14)         10         ns           t <sub>JSH</sub> Hold Time Data to TCK (Figure 14)         45         ns           t <sub>JPH</sub> Hold Time TCK to TDI, TMS (Figure 14)         45         ns           t <sub>JCH</sub> TCK Pulse Width High (Figure 14)         50         ns	t <sub>JSEN</sub>	Enable Time <b>TCK</b> to Data Out ( <i>Figure 14</i> )	0		35	ns
t <sub>JPSU</sub> Setup Time TDI, TMS to TCK ( <i>Figure 14</i> )         10         ns           t <sub>JSH</sub> Hold Time Data to TCK ( <i>Figure 14</i> )         45         ns           t <sub>JPH</sub> Hold Time TCK to TDI, TMS ( <i>Figure 14</i> )         45         ns           t <sub>JCH</sub> TCK Pulse Width High ( <i>Figure 14</i> )         50         ns	t <sub>JSSU</sub>	Setup Time Data to <b>TCK</b> ( <i>Figure 14</i> )	10			ns
t <sub>JSH</sub> Hold Time Data to TCK (Figure 14)         45         ns           t <sub>JPH</sub> Hold Time TCK to TDI, TMS (Figure 14)         45         ns           t <sub>JCH</sub> TCK Pulse Width High (Figure 14)         50         ns	t <sub>JPSU</sub>	Setup Time TDI, TMS to TCK (Figure 14)	10			ns
t_JPH         Hold Time TCK to TDI, TMS (Figure 14)         45         ns           t_JCH         TCK Pulse Width High (Figure 14)         50         ns	t <sub>JSH</sub>	Hold Time Data to <b>TCK</b> ( <i>Figure 14</i> )	45			ns
t <sub>JCH</sub> TCK Pulse Width High ( <i>Figure 14</i> ) 50 ns	t <sub>JPH</sub>	Hold Time TCK to TDI, TMS (Figure 14)	45			ns
	t <sub>JCH</sub>	TCK Pulse Width High (Figure 14)	50			ns

Symbol	Parameter (C <sub>L</sub> =50pF)	Min	Typical (Note 10)	Max	Units
t <sub>JCL</sub>	TCK Pulse Width Low (Figure 14)	40			ns
JTAG <sub>FMAX</sub>	TCK Maximum Frequency (Figure 14)			10	MHz
Microprocess	or Interface				
t <sub>csu</sub>	Control Setup before the controlling signal goes low (Figure 15)	5			ns
t <sub>CHD</sub>	Control hold after the controlling signal goes high (Figure 15)	5			ns
t <sub>CSPW</sub>	Controlling strobe pulse width (Write) (Figure 15)	30			ns
t <sub>CDLY</sub>	Control output delay controlling signal low to <b>D</b> (Read) ( <i>Figure 15</i> )			30	ns
t <sub>ez</sub>	Control tri-state delay after controlling signal high (Figure 15)			20	ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is guaranteed to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.

Note 2: All voltages are measured with respect to GND = AGND = DGND = DRGND = 0V, unless otherwise specified.

**Note 3:** When the input voltage at any pin exceeds the power supplies (that is,  $V_{IN} < AGND$ , or  $V_{IN} > V_A$ ), the current at that pin should be limited to ±25 mA. The ±50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of ±25 mA to two.

**Note 4:** The maximum allowable power dissipation is dictated by  $T_{J,max}$ , the junction-to-ambient thermal resistance, ( $\theta_{JA}$ ), and the ambient temperature, ( $T_A$ ), and can be calculated using the formula  $P_{D,max} = (T_{J,max} - T_A)/\theta_{JA}$ . The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.

Note 5: Human Body Model is 100 pF discharged through a 1.5 k $\Omega$  resistor. Machine Model is 220 pF discharged through 0  $\Omega$ .

**Note 6:** Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 7: The inputs are protected as shown below. Input voltage magnitudes above V<sub>A</sub> or below GND will not damage this device, provided current is limited per (Note 3).



Note 8: To guarantee accuracy, it is required that  $|V_A - V_D| \leq 100 \text{ mV}$  and separate bypass capacitors are used at each power supply pin.

Note 9: With the test condition for  $V_{REF}$  = +1.0V (2V<sub>P-P</sub> differential input), the 12-Bit LSB is 488  $\mu$ V.

**Note 10:** Typical figures are at  $T_A = 25^{\circ}C$  and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed. Test Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 11: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive and negative full-scale.

Note 12: The input capacitance is the sum of the package/pin capacitance and the sample and hold circuit capacitance.

Note 13: Timing specifications are tested at TTL logic levels,  $V_{IL} = 0.4V$  for a falling edge and  $V_{IH} = 2.4V$  for a rising edge.

Note 14: Optimum performance will be obtained by keeping the reference input in the 0.8V to 1.2V range. The LM4051CIM3-ADJ (SOT23 package) is recommended for external reference applications.

**Note 15:**  $I_{DR}$  is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage,  $V_{DR}$ , and the rate at which the outputs are switching (which is signal dependent).  $I_{DR}=V_{DR}(C_0 \times f_0 + C_1 \times f_1 + ... C_{11} \times f_{11})$  where  $V_{DR}$  is the output driver power supply voltage,  $C_n$  is total capacitance on the output pin, and  $f_n$  is the average frequency at which that pin is toggling.

Note 16: (+x) indicates the additional dynamic range provided by the AGC. The DVGA in front of the LM97593 provides 42 dB of gain adjustment.









## **ADC Typical Performance Characteristics DNL, INL**

Unless otherwise specified, the following specifications apply for AGND = DGND = D18GND = DRGND = 0V,  $V_A = V_D = V_{DR} = +3.3V$ ,  $V_{D18} = +1.8V$ , PD = 0V, Internal  $V_{REF} = +1.0V$ ,  $f_{CLK} = 65$  MHz,  $f_{IN} = 12$  MHz,  $A_{IN} = 0dBFS$ ,  $C_L = 10$  pF/pin, Duty Cycle Stabilizer On. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_J = 25^{\circ}C$ 



300087100



300087101

LM97593

## **ADC Typical Performance Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = D18GND = DRGND = 0V,  $V_A = V_D = V_{DR} = +3.3V$ ,  $V_{D18} = +1.8V$ , PD = 0V, Internal  $V_{REF} = +1.0V$ ,  $f_{CLK} = 65$  MHz,  $f_{IN} = 249$  MHz,  $A_{IN} = -9dBFS$ ,  $C_L = 10$  pF/pin, Duty Cycle Stabilizer On. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_J = 25^{\circ}C$ 





SNR, SINAD, SFDR vs. Temperature



Gain Tracking Error vs. Temperature



www.national.com





LM97593









300087124







## **CIC Output Typical Performance Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = D18GND = DRGND = 0V,  $V_A = V_D = V_{DR} = +3.3V$ ,  $V_{D18} = +1.8V$ , PD = 0V, Internal  $V_{REF} = +1.0V$ ,  $f_{CLK} = 65$  MHz,  $f_{IN} = 249$  MHz,  $A_{IN} = -9dBFS$ ,  $C_L = 10$  pF/pin, Duty Cycle Stabilizer On. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_J = 25^{\circ}C$ 









300087133

## **DDC Output Typical Performance Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = D18GND = DRGND = 0V,  $V_A = V_D = V_{DR} = +3.3V$ ,  $V_{D18} = +1.8V$ , PD = 0V, CIC decimation = 8, Internal  $V_{REF} = +1.0V$ ,  $f_{CLK} = 65$  MHz,  $f_{IN} = 249$  MHz,  $A_{IN} = -9dBFS$ ,  $C_L = 10$  pF/pin, Duty Cycle Stabilizer On. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}: all other limits T\_J = 25^{\circ}C** 





www.national.com





## **Functional Description**



FIGURE 16. LM97593 Dual ADC / Digital Tuner / AGC Block Diagram with Control Register Associations

The LM97593 contains two identical 12-bit ADCs driving the digital down-conversion (DDC) circuitry shown in the block diagram in *Figure 16*.

#### ADC

The ADCs operate off of a +3.3V supply and use a pipeline architecture with error correction circuitry to help ensure maximum performance. The differential analog input signal is digitized to 12 bits. The user has the choice of using an internal 1.0 Volt or an external reference. Any external reference is buffered on-chip to ease the task of driving that pin.

The clock frequency is rated up to 65 MHz. The analog input for both channels is acquired at the rising edge of the clock. The digital data for a given sample is delayed by the pipeline for 7 clock cycles before it reaches the input to the DDC circuit. A logic high on the power down (PD) pin reduces the converter power consumption to 50 mW. The DDC power can be further reduced by gating off the clock as described in section *7.0 Power Management*.

#### DDC

Each independent DDC channel down converts the sub-sampled IF to baseband, decimates the signal rate by a programmable factor ranging from 32 to 16384, provides channel filtering, and outputs quadrature symbols.

A crossbar switch enables either of the two inputs or a test register to be routed to either DDC channel. Flexible channel filtering is provided by the two programmable decimating FIR

filters. The final filter outputs can be converted to a 12-bit floating point format or standard two's complement format. The output data is available at both serial and parallel ports. The LM97593's DDC maintains over 100 dB of spurious free dynamic range and over 100 dB of out-of-band rejection. This allows considerable latitude in channel filter partitioning between the analog and digital domains.

The frequencies, phase offsets, and phase dither of the two sine/cosine numerically controlled oscillators (NCOs) can be independently specified. Two sets of coefficient memories and a crossbar switch allow shared or independent filter coefficients and bandwidth for each channel. Both channels share the same decimation ratio and input/output formats.

Each channel has its own AGC circuit for use with narrowband radio channels where most of the channel filtering precedes the ADC. The AGC closes the loop around the DVGA, compressing the dynamic range of the signal into the ADC. AGC gain compensation in the LM97593 removes the DVGA gain steps at the output. The time alignment of this gain compensation circuit can be adjusted. The AGC can be configured to operate continuously or set to a fixed gain. The two AGC circuits operate independently but share the same programmed parameters and control signals.

The chip receives configuration and control information over a microprocessor-compatible bus consisting of an 8-bit data I/O port, an 8-bit address port, a chip enable strobe, a read strobe, and a write strobe. The chip's control registers (8 bits each) are memory mapped into the 8-bit address space of the

control port. Page select bits allow access to the overlaid A and B set of FIR coefficients.

JTAG boundary scan and on-chip diagnostic circuits are provided to simplify system debug and test.

The LM97593 supports 3.3V I/O even though the core logic voltage is 1.8V. The LM97593 outputs swing to the 3.3V rail so they can be directly connected to 5V TTL inputs if desired.

## **ADC Application Information**

#### **1.0 ADC OPERATING CONDITIONS**

We recommend that the following conditions be observed for operation:

$$\begin{split} 3.0V &\leq V_A \leq 3.6V \\ V_D &= V_A = V_{DR} \\ V_{D18} &= 1.8V \\ 10 \text{ MHz} &\leq f_{CLK} \leq 65 \text{ MHz} \\ 1.0 \text{ V internal reference} \\ V_{CM} &= 1.5V \text{ (from } V_{COM}\text{A and } V_{COM}\text{B}) \end{split}$$

#### 1.1 Analog Inputs

There is one reference input pin, V<sub>REF</sub>, which is used to select an internal reference, or to supply an external reference. The ADC has two analog signal input pairs, V<sub>IN</sub> A+ and V<sub>IN</sub> A- for one converter and V<sub>IN</sub> B+ and V<sub>IN</sub> B- for the other converter. Each pair of pins forms a differential input pair.

#### **1.2 Reference Pins**

The ADC is designed to operate with an internal 1.0V reference or an external 1.0V reference, but performs well with external reference voltages in the range of 0.8V to 1.2V. Lower reference voltages will decrease the signal-to-noise ratio (SNR) of the ADC. Increasing the reference voltage (and the input signal swing) beyond 1.2V may degrade THD for a fullscale input, especially at higher input frequencies.

It is important that all grounds associated with the reference voltage and the analog input signal make connection to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.

The six Reference Bypass Pins (V<sub>RP</sub>A, V<sub>COM</sub>A, V<sub>RN</sub>A, V<sub>RP</sub>B, V<sub>COM</sub>B and V<sub>RN</sub>B) are made available for bypass purposes. All these pins should each be bypassed to ground with a 0.1  $\mu$ F capacitor. A 10  $\mu$ F capacitor should be placed between the V<sub>RP</sub>A and V<sub>RN</sub>A pins and between the V<sub>RP</sub>B and V<sub>RN</sub>B pins, as shown in *Figure 45.* This configuration is necessary to avoid reference oscillation, which could result in reduced SFDR and/or SNR.

Smaller capacitor values than those specified will allow faster recovery from the power down mode, but may result in degraded noise performance. Loading any of these pins other than  $V_{COM}A$  and  $V_{COM}B$  may result in performance degradation.

The nominal voltages for the reference bypass pins are as follows:

$$\begin{split} V_{\text{COM}} &= 1.5 \text{ V} \\ V_{\text{RP}} &= V_{\text{COM}} + V_{\text{REF}} \text{ / } 2 \\ V_{\text{RN}} &= V_{\text{COM}} - V_{\text{REF}} \text{ / } 2 \end{split}$$

User choice of an on-chip or external reference voltage is provided. The internal 1.0 Volt reference is in use when the the  $V_{REF}$  pin is connected to  $V_A$ . If a voltage in the range of 0.8V to 1.2V is applied to the  $V_{REF}$  pin, that is used for the voltage reference. When an external reference is used, the  $V_{REF}$  pin should be bypassed to ground with a 0.1 µF capacitor

close to the reference input pin. There is no need to bypass the  $V_{\sf REF}$  pin when the internal reference is used.

#### 1.3 Signal Inputs

۱

The signal inputs are V\_{IN}A+ and V\_{IN}A- for one ADC and V\_{IN}B+ and V\_{IN}B- for the other ADC . The input signal, V\_{IN}, is defined as

$$V_{IN} A = (V_{IN}A+) - (V_{IN}A-)$$
 (Eq. 1)

for the "A" converter and

$$V_{IN} B = (V_{IN}B+) - (V_{IN}B-)$$
 (Eq. 2)

for the "B" converter. *Figure 17* shows the expected input signal range. Note that the common mode input voltage,  $V_{CM}$ , should be in the range of 1.0V to 2.0V.

The peaks of the individual input signals should never exceed 2.6V.

The ADC performs best with a differential input signal with each input centered around a common mode voltage,  $V_{CM}$ . The peak-to-peak voltage swing at each analog input pin should not exceed the value of the reference voltage or the output data will be clipped.

The two input signals should be exactly 180° out of phase from each other and of the same amplitude. For single frequency inputs, angular errors result in a reduction of the effective full scale input. For complex waveforms, however, angular errors will result in distortion.



30008750

#### FIGURE 17. Expected Input Signal Range

For single frequency sine waves the full scale error in LSBs can be described as approximately

$$E_{FS} = 4096 (1 - \sin (90^{\circ} + dev))$$
 (Eq. 3)

Where dev is the angular difference in degrees between the two signals having a  $180^{\circ}$  relative phase relationship to each other (see *Figure 18*). Drive the analog inputs with a source impedance less than  $100\Omega$ .



#### FIGURE 18. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion

For differential operation, each analog input pin of the differential pair should have a peak-to-peak voltage equal to the reference voltage,  $V_{\text{REF}}$ , be 180 degrees out of phase with each other and be centered around  $V_{\text{CM}}$ .

#### 1.3.1 Single-Ended Operation

Performance with differential input signals is better than with single-ended signals. For this reason, single-ended operation is not recommended. However, if single ended-operation is required and the resulting performance degradation is acceptable, one of the analog inputs should be connected to the d.c. mid point voltage of the driven input. The peak-to-peak input signal at the driven input pin should be twice the reference voltage to maximize SNR and SINAD performance (*Figure 17b*). For example, set V<sub>REF</sub> to 1.0V, bias V<sub>IN</sub>- to 1.5V and drive V<sub>IN</sub>+ with a signal range of 0.5V to 2.5V.

Because very large input signal swings can degrade distortion performance, better performance with a single-ended input can be obtained by reducing the reference voltage when maintaining a full-range output.

#### 1.3.2 Driving the Analog Inputs

The V<sub>IN</sub>+ and the V<sub>IN</sub>- inputs of the ADC consist of an analog switch followed by a switched-capacitor amplifier. As the internal sampling switch opens and closes, current pulses occur at the analog input pins, resulting in voltage spikes at the signal input pins. As the driving source attempts to counteract these voltage spikes, it may add noise to the signal at the ADC analog input. C1, C2, and C3 as shown in *Figure 45* improve the ADC performance by filtering these voltage spikes. These components should be placed close to the ADC inputs because the input pins of the ADC are the most sensitive part of the system and this is the last opportunity to filter that input.

For Nyquist applications the RC pole should be at the ADC sample rate. The ADC input capacitance in the sample mode should be considered when setting the RC pole. For wide-band undersampling applications, the RC pole should be set at about 1.5 to 2 times the maximum input frequency to maintain a linear delay response. The values of the RC shown in *Figure 45* are suitable for applications with input frequencies up to approximately 70MHz.

#### 1.3.3 Input Common Mode Voltage

The input common mode voltage,  $V_{CM}$ , should be in the range of 1.0V to 2.0V and be a value such that the peak excursions of the analog signal do not go more negative than ground or more positive than 2.6V. See Section 1.2.

#### 2.0 DIGITAL INPUTS

Digital TTL/CMOS compatible inputs consist of CK, REFSEL/ DCS.

#### 2.1 CLK

The **CLK** signal controls the timing of the sampling process. Drive the clock input with a stable, low jitter clock signal in the range of 10 MHz to 65 MHz. The higher the input frequency, the more critical it is to have a low jitter clock. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at  $90^{\circ}$ .

The **CLK** signal also drives an internal state machine. If the **CLK** is interrupted, or its frequency too low, the charge on internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the lowest sample rate.

The clock line should be terminated at its source in the characteristic impedance of that line. Take care to maintain a constant clock line impedance throughout the length of the

www.national.com

line. Refer to Application Note AN-905 for information on setting characteristic impedance.

It is highly desirable that the the source driving the ADC **CLK** pin only drive that pin. However, if that source is used to drive other things, each driven pin should be a.c. terminated with a series RC to ground such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$C \ge \frac{4 \times t_{PD} \times L}{Z_{o}}$$
 (Eq. 4)

where  $t_{PD}$  is the signal propagation time down the clock line, "L" is the line length and  $Z_O$  is the characteristic impedance of the clock line. This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock source. Typical  $t_{PD}$  is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and  $t_{PD}$  should be the same (inches or centimeters).

The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise duty cycle is difficult, the LM97593 has a Duty Cycle Stabilizer which can be enabled using the REFSEL/DCS pin. It is designed to maintain performance over a clock duty cycle range of 30% to 70% at 65 MSPS.

#### 2.2 REFSEL/DCS

This pin is used in conjunction with  $V_{\rm REF}$  (pin 21) to select the reference source and turn the Duty Cycle Stabilizer (DCS) on or off.

When REFSEL/DCS is LOW and  $\rm V_{REF}$  is HIGH, the internal 1.0V reference is selected and DCS is On.

When REFSEL/DCS is HIGH, an external reference voltage in the range of 0.8V to 1.2V should be applied to the VREF input. DCS is On.

With REFSEL/DCS pin connected to  $V_{COM}A$  or  $V_{COM}B,$  the internal 1.0V reference is selected and DCS is Off.

When enabled, duty cycle stabilization can compensate for clock inputs with duty cycles ranging from 30% to 70% and generate a stable internal clock, improving the performance of the part.

TABLE 1. V<sub>REF</sub>, REFSEL/DCS Pin Functions

REFSEL/	V <sub>REF</sub> (pin 21)	Reference	DCS
Logic Low	Logic High	Internal 1.0 V	ON
Logic High	0.8 to 1.2V	External	ON
V <sub>COM</sub> A or	Logic High	Internal 1.0V	OFF
V <sub>COM</sub> B			
V <sub>COM</sub> A or	0.8 to 1.2V	External	OFF
V <sub>COM</sub> B			

#### 2.3 PD

The PD pin, when high, holds the ADC in a power-down mode to conserve power when the converter is not being used. The output data pins are undefined and the data in the pipeline is corrupted while in the power down mode.

The Power Down Mode Exit Cycle time is determined by the value of the components on pins 15, 16, 17, 22, 23 and 24. These capacitors lose their charge in the Power Down mode and must be recharged by on-chip circuitry before conversions can be accurate. Smaller capacitor values allow slightly faster recovery from the power down mode, but can result in a reduction in SNR, SINAD and ENOB performance.

## **DDC Application Information**

#### **3.0 CONTROL INTERFACE**

The LM97593 is configured by writing control information into 237 control registers within the chip. The contents of these control registers and how to use them are described in section 9.1 *Control Register Addresses and Defaults.* The registers are written to or read from using the **D**[7:0], **A**[7:0], **CE**, **RD** and **WR** pins. This interface is designed to allow the LM97593 to appear to an external processor as a memory mapped peripheral. See *Figure 15* for details.

The control interface is asynchronous with respect to the system clock, **CK**. This allows the registers to be written or read at any time. In some cases this might cause an invalid operation since the interface is not internally synchronized. In order to assure correct operation,  $\overline{SI}$  must be asserted after the control registers are written.

The **D**[7:0], **A**[7:0],  $\overline{WR}$ ,  $\overline{RD}$  and  $\overline{CE}$  pins should not be driven above the positive supply voltage.

#### 3.1 Master Reset

A master reset pin, **MR**, is provided to initialize the LM97593 to a known condition and should be strobed after power up. This signal will clear all sample data and all user programmed data (filter coefficients and AGC settings). All outputs will be disabled (tri-stated). **ASTROBE** and **BSTROBE** will be asserted to initialize the DVGA values. Section 9.1 *Control Register Addresses and Defaults* describes the control register default values.

#### 3.2 Synchronizing Multiple LM97593 Chips

A system containing two or more LM97593 chips will need to be synchronized if coherent operation is desired. To synchronize multiple LM97593 chips, connect all of the sync input pins together so they can be driven by a common sync strobe. Synchronization occurs on the first rising edge of **CK** after **Si** goes high. When **Si** is asserted all sample data is immediately cleared, the numerically controlled oscillator (NCO) phase offset is initialized, the NCO dither generators are reset, and the CIC decimation ratio is initialized. Only the configuration data loaded into the microprocessor interface remains unaffected.

**SI** may be held low as long as desired after a minimum of 4 **CK** periods.

#### 3.3 Input Source

The input crossbar switch allows either  $V_{IN}A$ ,  $V_{IN}B$ , or a test register to be routed to the channel A or channel B AGC/DDC. The AGC outputs, **AGAIN** and **BGAIN**, are not switched. If  $V_{IN}A$  and  $V_{IN}B$  are exchanged the AGC loop will be open and the AGC will not function properly.

Selecting the test register as the input source allows the AGC or DDC operation to be verified with a known input. See section 8.0 *Test and Diagnostics* for further discussion.

#### **4.0 DOWN CONVERTERS**

A detailed block diagram of each DDC channel is shown in *Figure 19.* Each down converter uses a complex NCO and mixer to quadrature downconvert a signal to baseband. The "FLOAT TO FIXED CONVERTER" treats the 15-bit mixer output as a mantissa and the AGC output, **EXP**, as a 3-bit exponent. It performs a bit shift on the data based on the value of **EXP**. This bit shifting is used to expand the compressed dynamic range resulting from the DVGA operation. The DV-GA gain is adjusted in 6dB steps which are equivalent to each digital bit shift.

Digitally compensating for the DVGA gain steps in the LM97593 causes the DDC output to be linear with respect to the DVGA input. The AGC operation will be completely transparent at the LM97593 output.

The exponent (**EXP**) can be forced to its maximum value by setting the EXP\_INH bit. If  $x_{in}(n)$  is the DDC input, the signal after the "FLOAT TO FIXED CONVERTER" is

$$x_{3}(n) = x_{in}(n)^{*}\cos(\omega n)^{*}2^{EXP}$$
 (Eq. 5)

for the I component. Changing the 'cos' to 'sin' in this equation will provide the Q component.

The "FLOAT TO FIXED CONVERTER" circuit expands the dynamic range compression performed by the DVGA. Signals from this point onward extend across the full dynamic range of the signals applied to the DVGA input. This allows the AGC to operate continuously through a burst without producing artifacts in the signal due to the settling response of the decimation filters after a 6dB DVGA gain adjustment. For example, if the DVGA input signal were to increase causing the ADC output level to cross the AGC threshold level, the gain of the DVGA would change by -6dB. The 6dB step is allowed to propagate through the ADC and mixers and is compensated out just before the filtering. The accuracy of



the compensation is dependent on timing and the accuracy of the DVGA gain step. The LM97593 allows the timing of the gain compensation to be adjusted in the EXT\_DELAY register; see the end of section *6.0 AGC* for more information. The AGC requires 21 bits (14-bit internal bus output + 7-bit shift) to represent the full linear dynamic range of the signal. The output word must be set to either 24-bit or 32-bit to take advantage of the entire dynamic range available. The LM97593 can also be configured to output a floating point format with up to 138dB of numerical resolution using only 12 output bits.

The "SHIFT UP" circuit will be discussed in the section 4.2 Four Stage CIC Filter.

A 4-stage cascaded-integrator-comb (CIC) filter and a twostage decimate by 4 or 8 finite impulse response (FIR) filter are used to lowpass filter and isolate the desired signal. The CIC filter reduces the sample rate by a programmable factor ranging from 8 to 2048 (decimation ratio). The CIC outputs are followed by a gain stage and then followed by a two-stage decimate by 4 or 8 filter. The gain circuit allows the user to boost the gain of weak signals by up to 42 dB in 6 dB steps. It also rounds the signal to 21 bits and saturates at plus or minus full scale.

The first stage of the two stage filter is a 21-tap, symmetric decimate by 2 FIR filter (F1) with programmable 16 bit tap weights. The coefficients of the first 11 taps are downloaded to the chip as 16 bit words. Since the filter is a symmetric configuration only the first 11 coefficients must be loaded. *Section 4.4 First Programmable FIR Filter* provides a generic set of coefficients that compensate for the rolloff of the CIC filter and provide a passband flat to 0.01dB with 70 dB of out of band rejection. A second coefficient set is provided that has a narrower output passband and greater out-of-band rejection. The second set of coefficients is ideal for systems such as GSM where far-image rejection is more important than adjacent channel rejection.

The second stage is a 63 tap decimate by 2 or 4 programmable FIR filter (F2) also with 16 bit tap weights. Filter coefficients for a flat response from -0.4FS to +0.4FS of the



## FIGURE 20. Example of NCO spurs due to phase truncation (Before Phase Dithering)

output sample rate with 80dB of out of band rejection are provided in *Section 4.5 Second Programmable FIR Filter*. A second set of F2 coefficients is also provided to enhance per-

www.national.com

download their own final filter to customize the channel's spectral response. Typical uses of programmable filter F2 include matched (root-raised cosine) filtering, or filtering to generate oversampled outputs with greater out of band rejection. The 63 tap symmetrical filter is downloaded into the chip as 32 words, 16 bits each. Saturation to plus or minus full scale is performed at the output of F1 and F2 to clip the signal rather than allow it to roll over. The LM97593 provides two sets of coefficient memory for

formance for GSM systems. The user can also design and

I ne LIN97593 provides two sets of coefficient memory for both F1 and F2. These coefficient memories can be independently routed to channel A, channel B, or both channel A and B with a crossbar switch. The coefficients can be switched on the fly but some time will be required before valid output data is available.

#### 4.1 The Numerically Controlled Oscillator

The tuning frequency of each down converter is specified as a 32 bit word (.02Hz resolution at **CK**=52MHz) and the phase offset is specified as a 16 bit word (.005°). These two parameters are applied to the Numerically Controlled Oscillator (NCO) circuit to generate sine and cosine signals used by the digital mixer. The NCOs can be synchronized with NCOs on other chips via the sync pin  $\overline{SI}$ . This allows multiple down converter outputs to be coherently combined, each with a unique phase and amplitude.

The tuning frequency is set by loading the FREQ register according to the formula FREQ =  $2^{32}$ F/F<sub>CK</sub>, where F is the desired tuning frequency and F<sub>CK</sub> is the chip's clock rate. FREQ is a 2's complement word. The range for F is from -FCK/2 to +FCK(1-2<sup>-31</sup>)/2.

If a sub-sampled signal is in an even Nyquist zone the sampling process causes the order of the I and Q components to be reversed. Should this occur simply invert the polarity of the tuning frequency F.



#### **Complex NCO Output Phase Dither Enabled**

FIGURE 21. Example of NCO spurs due to phase truncation (After Phase Dithering)

The 2's complement format represents full-scale negative as 10000000 and full-scale positive as 01111111 for an 8-bit example.

The 16 bit phase offset is set by loading the PHASE register according to the formula PHASE =  $2^{16}P/2\pi$ , where P is the desired phase in radians ranging between 0 and  $2\pi$ . PHASE

is an unsigned 16-bit number. P ranges from 0 to  $2\pi(1-2^{-16})$ . Phase dithering can be enabled to reduce the spurious signals created by the NCO due to phase truncation. This truncation is unavoidable since the frequency resolution is much finer than the phase resolution. With dither enabled, spurs due to phase truncation are below -100 dBc for all frequencies and phase offsets. Each NCO has its own dither source and the initial state of one is maximally offset with respect to the other so that they are effectively uncorrelated. The phase dither sources are on by default. They are independently controlled by the DITH\_A and DITH\_B bits. The amplitude resolution of the ROM creates a worst-case spur amplitude of -101dBc rendering amplitude dither unnecessary.

The spectrum plots in *Figure 20* and *Figure 21*show the effectiveness of phase dither in reducing NCO spurs due to phase truncation for a worst-case example (just below  $F_S/8$ ). With dither off, the spur is at -86.4dBFS. With dither on, the spur is below -125dBFS, disappearing into the noise floor. This spur is spread into the noise floor which results in an SNR of -83.6dBFS. The channel filter's processing gain will further improve the SNR.

Figure 22 shows the spur levels as the tuning frequency is scanned over a narrow portion of the frequency range. The spurs are again a result of phase quantization but their locations move about as the frequency scan progresses. As before, the peak spur level drops when dithering is enabled. When dither is enabled and the fundamental frequency is exactly at  $F_S/8$ , the worst-case spur due to amplitude quantization can be observed at -101dBc in *Figure 23*.

#### 4.2 Four Stage CIC Filter

The mixer outputs are decimated by a factor of N in a four stage CIC filter. N is programmable to any integer between 8 and 2048. Decimation is programmed in the DEC register where DEC = N - 1. The programmable decimation allows the chip's usable output bandwidth to range from about ±1.27kHz to ±650kHz when the input data rate (which is equal to the chip's clock rate,  $F_{CK}$ ) is 52 MHz. For the maximum sample rate of 65MHz, the LM97593's output bandwidth will range from about ±1.58kHz to ±812kHz. A block diagram of the CIC filter is shown in *Figure 24*.

The CIC filter is primarily used to decimate the high-rate incoming data while providing a rough lowpass characteristic. The lowpass filter will have a sin(x)/x response (similar to the AGC's CIC shown in *Figure 39*) where the first null is at  $F_S/N$ .

**Complex NCO Output Phase Dither Disabled** NCO frequency swept -20 -40 MAGNITUDE (dB) -60 -80 -100 -120 -140 -160 -0.4 -0.1 0 0.1 0.2 0.5 -0.5 -0.3 -0.2 0.3 0.4 FREQUENCY NORMALIZED TO FS

FIGURE 22. NCO Spurs due to Phase Quantization

30008720



FIGURE 23. Worst Case Amplitude Spur, NCO at F<sub>S</sub>/8

The CIC filter has a gain equal to N<sup>4</sup> (filter decimation<sup>A</sup>) which must be compensated for in the "SHIFT UP" circuit shown in *Figure 24* as well as *Figure 19*. This circuit has a gain equal to  $2^{(SCALE-44)}$ , where SCALE ranges from 0 to 40. This circuit divides the input signal by  $2^{44}$  providing



30008722

FIGURE 24. Four-stage decimate by N CIC filter

maximum headroom through the CIC filter. For optimal noise performance the SCALE value is set to increase this level until

the CIC filter is just below the point of distortion. A value is normally calculated and loaded for SCALE such that

 $GAIN_{SHIFTUP}$ \* $GAIN_{CIC} \le 1$ . The actual gain of the CIC filter will only be unity for power-of-two decimation values. In other cases the gain will be somewhat less than unity.

#### 4.3 Channel Gain

The gain of each channel can be boosted up to 42 dB by shifting the output of the CIC filter left by 0 to 7 bits prior to rounding it to 21 bits. For channel A, the gain of this stage is:  $GAIN = 2^{GAIN}A$ , where  $GAIN_A$  ranges from 0 to 7. Overflow due to the GAIN circuit is saturated (clipped) at plus or minus full scale. Each channel can be given its own GAIN setting.

#### 4.4 First Programmable FIR Filter (F1)

The CIC/GAIN outputs are followed by two stages of filtering. The first stage is a 21 tap decimate-by-2 symmetric FIR filter with programmable coefficients. Typically, this filter compensates for a slight droop induced by the CIC filter while removing undesired alias images above Nyquist. In addition, it often provides stopband assistance to F2 when deep stop bands are required. The filter coefficients are 16-bit 2's complement numbers. Unity gain will be achieved through the filter if the sum of the 21 coefficients is equal to 2<sup>16</sup>. If the sum is not 2<sup>16</sup>, then F1 will introduce a gain equal to (sum of coefficients)/2<sup>16</sup>. The 21 coefficients are identified as coefficients are symmetric, so only the first 11 are loaded into the chip.

Two example sets of coefficients are provided here. The first set of coefficients, referred to as the standard set (STD), compensates for the droop of the CIC filter providing a passband which is flat (0.01 dB ripple) over 95% of the final output bandwidth with 70dB of out-of-band rejection (see *Figure 25*). The filter has a gain of 0.999 and is symmetric with the following 11 unique taps (1I21, 2I20, ..., 10I12, 11):





FIGURE 25. F1 STD frequency response

The second set of coefficients (GSM set) are intended for applications that need deeper stop bands or need oversampled outputs. These requirements are common in cellular systems where out of band rejection requirements can exceed 100dB (see *Figure 26*). They are useful for wideband radio architectures where the channelization is done after the ADC. These filter coefficients introduce a gain of 0.984 and are:

-49, -340, -1008, -1617, -1269, 425, 3027, 6030, 9115, 11620, 12606



#### FIGURE 26. F1 GSM frequency response

#### 4.5 Second Programmable FIR Filter (F2)

The second stage decimate by two or four filter also uses externally downloaded filter coefficients. F2 determines the final channel filter response. The filter coefficients are 16-bit 2's complement numbers. Unity gain will be achieved through the filter if the sum of the 63 coefficients is equal to  $2^{16}$ . If the sum is not  $2^{16}$ , then the F2 will introduce a gain equal to (sum of coefficients)/ $2^{16}$ .

The 63 coefficients are identified as  $h_2(n)$ , n = 0, ..., 62 where  $h_2(31)$  is the center tap. The coefficients are symmetric, so only the first 32 are loaded into the chip. An example filter (STD F2 coefficients, see *Figure 27*) with 80dB out-of-band rejection, gain of 1.00, and 0.03 dB peak to peak passband ripple is created by this set of 32 unique coefficients:

-14, -20, 19, 73, 43, -70, -82, 84, 171, -49, -269,

- -34, 374, 192, -449,
- -430, 460,751, -357, -1144, 81, 1581, 443, -2026,
- -1337, 2437, 2886,
- -2770, -6127, 2987, 20544, 29647

A second set of F2 coefficients (GSM set, see *Figure 28*) suitable for meeting the stringent wideband GSM requirements with a gain of 0.999 are:

-536, -986, 42, 962, 869, 225, 141, 93, -280,

- -708, -774, -579, -384,
- -79, 536, 1056, 1152, 1067, 789, 32, -935, -1668,
- -2104, -2137, -1444,
- 71, 2130, 4450, 6884, 9053, 10413, 10832

The filter coefficients of both filters can be used to tailor the spectral response to the user's needs. For example, the first can be loaded with the standard set to provide a flat



30008725

FIGURE 27. F2 STD frequency response



FIGURE 28. F2 GSM frequency response

response through to the second filter. The latter can then be programmed as a Nyquist (typically a root-raised-cosine) filter for matched filtering of digital data.

The complete channel filter response for standard coefficients is shown in *Figure 29*. Passband flatness is shown in *Figure 30*. The complete filter response for GSM coefficients is shown in *Figure 31*. GSM Passband flatness is shown in *Figure 32*.

The mask shown in *Figure 31* is derived from the ETSI GSM 5.05 specifications for a normal Basestation Transceiver (BTS). For interferers, 9dB was added to the carrier to interference (C/I) ratios. For blockers, 9dB was added to the difference between the blocker level and 3dB above the reference sensitivity level.

#### 4.6 Channel Bandwidth vs. Sample Rate

When the LM97593 is used for GSM systems, a bandwidth of about 200kHz is desired. With a sample rate of 52MHz, the total decimation of 192 provides the desired 270.833kHz output sample rate. This output sample rate in combination with the FIR filter coefficients create the desired channel bandwidth. If the sample rate is increased to 65MHz, the decimation must also be increased to 65MHz/270.833kHz or 240. This new decimation rate will maintain the same output



FIGURE 29. CIC, F1, & F2 STD frequency response



FIGURE 30. CIC, F1, & F2 STD Passband Flatness



30008729

FIGURE 31. CIC, F1, & F2 GSM frequency response

bandwidth. The output bandwidth may only be changed in relation to the output sample rate by creating a new set of FIR filter coefficients. As the filter bandwidth





FIGURE 32. CIC, F1, & F2 GSM Passband Flatness

decreases relative to the output sample rate, the CIC droop compensation performed by F1 may no longer be required.

#### 4.7 Overall Channel Gain

The overall gain of the chip is a function of the amount of decimation (N), the settings of the "SHIFT UP" circuit (SCALE), the GAIN setting, the sum of the F1 coefficients, and the sum of the F2 coefficients. The overall gain is shown below in Equation 2.

$$G_{DDC} = \frac{1}{2} (DEC + 1)^{4}$$

$$\cdot 2^{[SCALE - 44 - AGAIN \cdot (1 - EXP_INII)]}$$

$$\cdot 2^{GAIN}$$

$$\cdot G_{F1} \cdot G_{F2}$$
(Eq. 6)

Where:

$$G_{l=1} = \frac{\sum_{i=1}^{21} h_{l}(i)}{2^{16}}$$
 (Eq. 7)

and:

$$G_{F2} = \frac{\sum_{i=1}^{60} h_2(i)}{2^{16}}$$
 (Eq. 8)

It is assumed that the DDC output words are treated as fractional 2's complement words. The numerators of  $G_{F1}$  and  $G_{F2}$  equal the sums of the impulse response coefficients of F1 and F2, respectively. For the STD and GSM sets,  $G_{F1}$  and  $G_{F2}$  are nearly equal to unity. Observe that the *AGAIN* term in (Eq. 6) is cancelled by the DVGA operation so that the entire gain of the DRCS is independent of the DVGA setting when EXP\_INH=0. The 1/2 appearing in (Eq. 6) is the result of the 6dB conversion loss in the mixer. For full-scale square

wave inputs the 1/2 should be set to 1 to prevent signal distortion.

#### 4.8 Data Latency and Group Delay

The LM97593 latency calculation assumes that the FIR filter latency will be equal to the time required for data to propagate through one half of the taps. The CIC filter provides 4N equivalent taps where N is the CIC decimation ratio. F1 and F2 provide 21 and 63 taps respectively. When these filters are reflected back to the input rate, the effective taps are increased by decimation. This results in a total of 151N taps.

The total latency is found by dividing the number of taps by 2 and adding pipeline delays. When the F2 decimation is 2 the latency is 80N. When the F2 decimation is 4 the latency is 82N. The LM97593 filters are linear phase filters so the group delay remains constant.

#### **5.0 OUTPUT MODES**

After processing by the DDC, the data is then formatted for output.

#### All output data is two's complement. The serial outputs power up in a tri-state condition and must be enabled when the chip is configured. Parallel outputs are enabled by the POUT\_EN pin.

Output formats include truncation to 8 or 32 bits, rounding to 16 or 24 bits, and a 12-bit floating point format (4-bit exponent, 8-bit mantissa, 138dB numeric range). This function is performed in the OUTPUT CIRCUIT shown in *Figure 33*.



FIGURE 33. LM97593 output circuit

The channel outputs are accessible through serial output pins and a 16-bit parallel output port. The **RDY** pin is provided to notify the user that a new output sample period (OSP) has begun. OSP refers to the interval between output samples at the decimated output rate. For example, if the input rate (and clock rate) is 52 MHz and the overall decimation factor is 192 (N=48, F2 decimation=2) the OSP will be 3.69 microseconds which corresponds to an output sample



rate of 270.833kHz. An OSP starts when a sample is ready and stops when the next one is ready.

#### 5.1 Serial Outputs

The LM97593 provides a serial clock (SCK), a frame strobe (SFS) and two data lines (AOUT and BOUT) to output serial data. The MUX\_MODE control register specifies whether the two channel outputs are transmitted on two separate serial pins, or multiplexed onto one pin in a time division multiplexed (TDM) format. Separate output pins are not provided for the I and Q halves of complex data. The I and Q outputs are always multiplexed onto the same serial pin. The I-component is output first, followed by the Q-component. By setting the PACKED mode bit to '1' a complex pair may be treated as a single double-wide word. The RDY signal is used to identify the first word of a complex pair of the TDM formatted output when the SFS\_MODE bit is set to '0'. Setting SFS\_MODE to '1' causes the LM97593 to output a single SFS pulse for each

output period. This **SFS** pulse will be coincident with **RDY** and only a single **SCK** period wide. The TDM modes are summarized in *Table 2*.

TABLE 2 TDM Modes

		SERIAL OUTPUTS				
SFS_WODE	WOX_WODE	AOUT	BOUT			
0	0	OUT <sub>A</sub>	OUT <sub>B</sub>			
	1	$OUT_A, OUT_B$	LOW			
1	0	OUT <sub>A</sub>	OUT <sub>B</sub>			
	1	$OUT_A, OUT_B$	LOW			

The serial outputs use the format shown in *Figure 34. Figure* 

The serial outputs use the format shown in *Figure 34*. *Figure 34*(a) shows the standard output mode (the PACKED mode bit is low). The chip clocks the frame and data out of the chip

Downloaded from Elcodis.com electronic components distributor



FIGURE 35. Serial Daisy-Chain Mode

on the rising edge of SCK (or falling edge if the SCK\_POL bit in the input control register is set high). Data should be captured on the falling edge of SCK (rising if SCK\_POL=1). The chip sends the I data first by setting SFS high (or low if SFS\_POL in the input control register is set high) for one clock cycle, and then transmitting the data, MSB first, on as many SCK cycles as are necessary. Without a pause, the Q data is transferred next as shown in Figure 34(a). If the PACKED control bit is high, then the I and Q components are sent as a double length word with only one SFS strobe as shown in Figure 34(b). If both channels are multiplexed out the same serial pin, then the subsequent I/Q channel words will be transmitted immediately following the first I/Q pair as shown in Figure 34(c). Figure 34(c) also shows how SFS\_MODE=1 allows the SFS signal to be used to identify the A and B channels in the TDM serial transmission. The serial output rate is programmed by the RATE register to CK divided by 1, 2, 4, 8, 16, or 32. The serial interface will not work properly if the programmed rate of SCK is insufficient to clock out all the bits in one OSP.

#### 5.2 Serial Port Daisy-Chain Mode

Two LM97593s can be connected in series so that a single DSP serial port can receive four DDC output channels. This mode is enabled by setting the SDC\_EN bit to '1' on the serial daisy-chan (SDC) master. The SDC master is the LM97593 which is connected to the DSP while the SDC slave's serial output drives the master. The SDC master's RATE register must be set so that its **SCK** rate is twice that of the SDC slave, the SDC master must have MUX\_MODE=1, the SDC slave must have MUX\_MODE=0 and PACKED=1, and both chips must come out of a **MR** or **SI** event within four **CK** periods of each other. In this configuration, the master's serial output data is shifted out. All the serial output data will be muxed onto the master's **AOUT** pin as shown in *Figure 35*.

#### **5.3 Serial Port Output Number Formats**

Several numeric formats are selectable using the FORMAT control register. The I/Q samples can be rounded to 16 or 24 bits, or truncated to 8 bits. The packed mode works as described above for these fixed point formats. A floating point format with 138dB of dynamic range in 12 bits is also provided. The mantissa (m) is 8 bits and the exponent (e) is 4 bits. The MSB of each segment is transmitted first. When the packed mode is selected, the I/Q samples are packed re-

gardless of the state of MUX\_MODE, and the data is sent as ml/el/eQ/ mQ which allows the two exponents to form an 8-bit word. This is shown in *Figure 34*(d). For all formats, once the defined length of the word is complete, **SCK** stops toggling.

#### **5.4 Parallel Outputs**

Output data from the channels can also be taken from a 16bit parallel port. A 3-bit word applied to the **POUT\_SEL[2:0]** pins determines which 16-bit segment is multiplexed to the parallel port. *Table 3* defines this mapping. To allow for bussing of multiple chips, the parallel port is tri-stated unless **POUT\_EN** is low. The **RDY** signal indicates the start of an OSP and that new data is ready at the parallel output. The user has one OSP to cycle through whichever registers are needed. The RATE register must be set so that each OSP is at least 5 SCK periods.

#### 5.4.1 Parallel Port Output Numeric Formats

The I/Q samples can be rounded to 16 or 24 bits or the full 32 bit word can be read. By setting the word size to 32 bits it is possible to read out the top 16-bits and only observe the top 8 bits if desired. Additionally, the output samples can be formatted as floating point numbers with an 8-bit mantissa and a 4 bit exponent. For the fixed-point formats, the valid bits are justified into the MSBs of the registers of *Table 3* and

#### TABLE 3. Register Selection for Parallel Output

•		•
POUT_SEL	Normal Register Contents	Floating Point Register Contents
0	IA upper 16-bits	0000/eIA/mIA
1	IA lower 16-bits	0x0000
2	QA upper 16-bits	0000/eQA/mQA
3	QA lower 16-bits	0x0000
4	IB upper 16-bits	0000/eIB/mIB
5	B lower 16-bits	0x0000
6	QB upper 16-bits	0000/eQB/mQB
7	QB lower 16-bits	0x0000

all other bits are set to zero. For the floating point format, the valid bits are placed in the upper 16-bits of the appropriate channel register using the format 0000/el/ml for the I samples.

#### 6.0 AGC

The LM97593 AGC processor monitors the output level of the ADC and servos it to the desired setpoint. The ADC input is controlled by the DVGA to maintain the proper setpoint level. DVGA operation results in a compression of the signal through the ADC. The DVGA signal compression is reversed in the LM97593 to provide > 120dB of linear dynamic range. This is illustrated in *Figure 36*.



FIGURE 36. Output Gain Scaling vs. Input Signal

In order to use the AGC, the DRCS Control Panel software may be used to calculate the programmable parameters. To generate these parameters, only the desired setpoint, deadband+ hysteresis, and loop time constant need to be supplied. All subsequent calculations are performed by the software. Complete details of the AGC operation are provided in an appendix.





AGC setpoint and deadband are illustrated in *Figure 37*. The loop time constant is a measure of how fast the loop will track

a changing signal. Values down to approximately 1.0 microsecond will be stable with the second order LC noise filter. Since the DVGA operates with 6dB steps the deadband should always be greater than 6dB to prevent oscillation. An increased deadband value will reduce the amount of AGC operation. A decreased deadband value will increase the amount of AGC operation but will hold the ADC output closer to the setpoint. The threshold should be set so that transients do not cause sustained overrange at the ADC inputs. The threshold setting can also be used to set the ADC input near its optimal performance level.

The AGC will free run when AGC\_HOLD\_IC is set to '0'. It may be set to a fixed gain by setting AGC\_HOLD\_IC to '1' after programming the desired gain in the AGC\_IC\_A and AGC\_IC\_B registers. Allowing the AGC to free run should be appropriate for most applications.

Programming the AGC\_COMB\_ORD register allows the AGC power detector bandwidth to be reduced if desired. This will tend to improve the power detector's ability to reject the signal carrier frequency and reduce overall AGC activity. *Figure 39* shows the power detector response.

The analog gain change from the DVGA must be compensated by the "Float To Fixed" converter after the appropriate delay. This delay can be adjusted by the EXT\_DELAY register value to make sure the analog gain change is properly compensated in the digital domain.

*Figure 38* shows the internal clock latency paths related to the DVGA and "Float To Fixed" timing conpensation. In this diagram registers are represented by z<sup>-N</sup> where N is the sample delay in ADC clock periods. Following the path from the output of the AGC integrator through the DVGA, bandpass filter, ADC and internal register delays adds up to 6 clocks prior to the "Float To Fixed" converter excluding the bandpass filter and ADC. Following the path from the AGC integrator to the "Float To Fixed" is also 6 clocks when EXT\_DELAY = 0. The value programmed in EXT\_DELAY should be set to the pipeline latency of the ADC plus the latency of the bandpass filter (typically one clock). If ASTROBE and BSTROBE are not used then subtract one from the resulting total latency.

The LM97593 includes an integrated ADC with a pipeline latency of 7 clocks. Adding one additional clock period for the bandpass filter requires EXT\_DELAY = 7 when the DVGA ASTROBE and BSTROBE signals are used, otherwise, program EXT\_DELAY = 6. In most cases ASTROBE and BSTROBE signals are not used so EXT\_DELAY is typically set to 6.

More accurate time alignment may improve the equalizer / demodulator performance for EDGE modulated signals and other signals with a large AM component.



#### 7.0 POWER MANAGEMENT

The LM97593 can be placed in a low power (static) state by stopping the input clock and setting the PD pin high. To prevent this from placing the LM97593 into unexpected states, the  $\overline{SI}$  pin of the LM97593 should be asserted prior to disabling the input clock and held asserted until the input clock has returned to a stable condition.

#### **8.0 TESTABILITY**

#### 8.1 JTAG Boundary Scan

The LM97593 supports IEEE 1149.1 compliant JTAG Boundary Scan for the I/O's. The following pins are used:

- TRST (test reset)
- TMS (test mode select)
- TDI (test data in)
- TDO (test data out)
- TCK (test clock)

The following JTAG instructions are supported:

Instruction	Description
BYPASS	Connects TDI directly to TDO
EXTEST	Enables the test access port controller to drive the outputs
IDCODE	Connects the 32-bit ID register to TDO
SAMPLE/PRELOAD	Allows the test access port to sample the device inputs and preload test output data
HIGHZ	Tri-states the outputs

The JTAG Boundary Scan can be used to verify printed circuit board continuity at the system level.

#### 8.2 Test Register

The user is able to program a value into TEST\_REG and substitute this for the normal channel inputs from the AIN/BIN pins by selecting it with the crossbar. With the NCO frequency set to zero this allows the DDCs and the output

#### 9.1 Control Register Addresses and Defaults

interface of the chip to be verified. Also, the AGC loop can be opened by setting AGC\_HOLD\_IC high and setting the gain of the DVGA by programming the appropriate value into the AGC\_IC\_A/B register.

#### 8.3 Debug Access Port

Real-time access to the following signals is provided by configuring the control interface debug register:

- NCO sine and cosine outputs
- data after round following mixers
- data before F1 and F2
- data after CIC filter within the AGC

The access points are multiplexed to a 20-bit parallel output port which is created from signal pins **POUT[15:0]**, **AOUT**, **BOUT**, **SFS**, and **RDY** according to the table below:

Normal Mode Pin	Debug Mode Pin
POUT[15:0]	DEBUG[19:4]
RDY	DEBUG[3]
SFS	DEBUG[2]
AOUT	DEBUG[1]
BOUT	DEBUG[0]

**SCK** will be set to the proper strobe rate for each debug tap point. **POUT\_EN** and **PSEL[2:0]** have no effect in Debug Mode. The outputs are turned on when the Debug Mode bit is set. Normal serial outputs are also disabled.

#### 9.0 CONTROL REGISTERS

The chip is configured and controlled through the use of 8-bit control registers. These registers are accessed for reading or writing using the control bus pins ( $\overline{CE}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , A[7:0], and D [7:0]) described in section 3.0 *Control Interface*.

## The two sets of FIR coefficients are overlaid at the same memory address. Use the PAGE\_SEL registers to access the second set of coefficients.

The register names and descriptions are listed below in section 9.1 *Control Register Addresses and Defaults*. A quick reference table is provided in the *Condensed LM97593 Address Map*.

Register Name	Width	Туре	Defaulta	Addr	Bit	Description		
DEC	11b	R/W	7	0(LSBs) 1(MSBs)	7:0 2:0	CIC decimation control. N=DEC+1. Valid range is from 7 to 2047. Format is an unsigned integer. This affects both channels.		
DEC_BY_4	1b	R/W	0	1	4	Controls the decimation factor in F2. 0=Decimate by 2. 1=Decimate by 4. This affects both channels.		
SCALE	6b	R/W	0	2	5:0	CIC SCALE parameter. Format is an unsigned integer representing the number of left bit shifts to perform on the data prior to the CIC filter. Valid range is from 0 to 40. This affects both channels.		
GAIN_A	3b	R/W	0	3	2:0	Value of left bit shift prior to F1 for channel A.		
GAIN_B	3b	R/W	0	4	2:0	Value of left bit shift prior to F1 for channel B.		
RATE	1B	R/W	1	5	7:0	Determines rate of serial output clock. The output rate is FCK/ (RATE+1). Unsigned integer values of 0, 1, 3, 7, 15, and 31 are allowed.		
SOUT_EN	1b	R/W	0	6	0	Enables the serial output pins <b>AOUT</b> , <b>BOUT</b> , <b>SCK</b> , and <b>SFS</b> . 0=Tristate. 1=Enabled.		
SCK_POL	1b	R/W	0	6	1	Determines polarity of the <b>SCK</b> output. 0= <b>AOUT</b> , <b>BOUT</b> , and <b>SFS</b> change on the rising edge of SCK (capture on falling edge). 1=They change on the falling edge of SCK.		

Register Name	Width	Туре	Defaulta	Addr	Bit	Description
SFS_POL	1b	R/W	0	6	2	Determines polarity of the <b>SFS</b> output. 0=Active High. 1=Active Low.
RDY_POL	1b	R/W	0	6	3	Determines polarity of the <b>RDY</b> output. 0=Active High. 1=Active Low.
MUX_MODE	1b	R/W	0	6 4		Determines the mode of the serial outputs. 0=Each channel is output on its respective pin, 1=Both channels are multiplexed and output on <b>AOUT</b> . See also .
PACKED	1b	R/W	0	6 5		Controls when <b>SFS</b> goes active. 0= <b>SFS</b> pulses prior to the start of the I and the Q words. 1= <b>SFS</b> pulses only once prior to the start of each I/Q sample pair (i.e. the pair is treated as a double- sized word) The I word precedes the Q word. See .
Begister Name	Width	Type	Defaulta	Addr	Bit	Description
FORMAT	2b	R/W	0	6	7:6	Determines output number format. 0=Truncate serial output to 8 bits. Parallel output is truncated to 32 bits. 1=Round both serial and parallel to 16-bits. All other bits are set to 0. 2=Round both serial and parallel to 24-bits. All other bits are set to 0. 3=Output floating point. 8-bit mantissa, 4-bit exponent. All other bits are set to 0.
FREQ_A	4B	R/W	0	7-10	<ul> <li>7-10</li> <li>7:0</li> <li>Frequency word for channel A. Format is a 32-t complement number spread across 4 registers. in the lower registers. The NCO frequency F is F 2<sup>32</sup>.</li> </ul>	
PHASE_A	2B	R/W	0	11-12	7:0	Phase word for channel A. Format is a 16-bit, unsigned magnitude number spread across 2 registers. The LSBs are in the lower registers. The NCO phase PHI is PHI=2*pi*PHASE_A/2 <sup>16</sup> .
FREQ_B	4B	R/W	0	13-16	7:0	Frequency word for channel B. Format is a 32-bit, 2's complement number spread across 4 registers. The LSBs are in the lower registers. The NCO frequency F is F/F <sub>CK</sub> =FREQ_B/2 <sup>32</sup> .
PHASE_B	2B	R/W	0	17-18	7:0	Phase word for channel B. Format is a 16-bit, unsigned magnitude number spread across 2 registers. The LSBs are in the lower registers. The NCO phase PHI is PHI=2*pi*PHASE_B/2 <sup>16</sup> .
A_SOURCE	2	R/W	0	19	1:0	0=Select <b>AIN</b> as channel input source. 1=Select <b>BIN</b> . 2=3=Select TEST_REG as channel input source.
B_SOURCE	2	R/W	1	19	3:2	0=Select <b>AIN</b> as channel input source. 1=Select <b>BIN</b> . 2=3=Select TEST_REG as channel input source.
EXP_INH	1b	R/W	0	20	0	0=Allow exponent to pass into FLOAT TO FIXED converter. 1=Force exponent in DDC channel to a 7 (maximum digital gain). This affects both channels.
Reserved	1b	R/W	1	20	1	AGC_FORCE on the CLC5902. Do not use.
Reserved	1b	R/W	0	20	2	AGC_RESET_EN on the CLC5902. Do not use.
AGC_HOLD_IC	1b	R/W	0	20	3	0=Normal closed-loop operation. 1=Hold integrator at initial condition. This affects both channels.
AGC_LOOP_GAIN	2b	R/W	0	20	4:5	Bit shift value for AGC loop. Valid range is from 0 to 3. This affects both channels.
Reserved	2B	R/W	0	21-22	7:0	AGC_COUNT on the CLC5902. Do not use.
AGC_IC_A	1B	R/W	0	23	7:0	AGC fixed gain for channel A. Format is an 8-bit, unsigned magnitude number. The channel A DVGA gain will be set to the inverted three MSBs.

Register Name	Width	Туре	Defaulta	Addr	Bit	Description
AGC_IC_B	1B	R/W	0	24	7:0	AGC fixed gain for channel B. Format is an 8-bit, unsigned magnitude number. The channel B DVGA gain will be set to the inverted three MSBs.
AGC_RB_A	1B	R	0	25	7:0	AGC integrator readback value for channel A. Format is an 8- bit, unsigned magnitude number. The user can read the magnitude MSBs of the channel A integrator from this register.
AGC_RB_B	1B	R	0	26	7:0	AGC integrator readback value for channel B. Format is an 8- bit, unsigned magnitude number. The user can read the magnitude MSBs of the channel B integrator from this register.
TEST_REG	14b	R/W	0	27(LSBs) 28(MSBs)	7:0 5:0	Test input source. Instead of processing values from the <b>AIBIN</b> pins, the value from this location is used instead. Format is 14-bit 2s complement number spread across 2 registers.
Reserved	1B	-	-	29	7:0	For future use.
	1	_				
Register Name	Width	Туре	Defaulta	Addr	Bit	Description
Reserved	1B	-	-	30	7:0	For future use
DEBUG_TAP	5b	R/W	0	31	5:1	Selects internal node tap for debug. 0 selects F1 output for BI, 20 bits 1 selects F1 output for BQ, 20 bits 2 selects F1 output for AQ, 20 bits 3 selects F1 output for AI, 20 bits 4 selects F1 input for BI, 20 bits 5 selects F1 input for BQ, 20 bits 6 selects F1 input for AQ, 20 bits 7 selects F1 input for AQ, 20 bits 8 selects NCO A, cosine output. 17 bits, 3 LSBs are 0. 9 selects NCO A, sine output, 17 bits, 3 LSBs are 0. 10 selects NCO B, cosine output, 17 bits, 3 LSBs are 0. 11 selects NCO B, sine output, 17 bits, 3 LSBs are 0. 12 selects NCO A, rounded output, 15 bits, 5 LSBs are 0. 13 selects NCO BI, rounded output, 15 bits, 5 LSBs are 0. 14 selects NCO BI, rounded output, 15 bits, 5 LSBs are 0. 15 selects AGC CIC filter output. 9 MSBs from ch A, next 9 bits from ch B, 2 LSBs are 0. 17-31 Reserved.
DITH_A	1b	R/W	1	31	6	0=Disable NCO dither source for channel A. 1=Enable.
AGC_TABLE	32B	R/W	0	128-159	7:0	RAM space that defines key AGC loop parameters. Format is 32 separate 8-bit, 2's complement numbers. This is common to both channels.
F1_COEFF	22B	R/W	0	160-181	7:0	Coefficients for F1. Format is 11 separate 16-bit, 2's complement numbers, each one spread across 2 registers. The LSBs are in the lower registers. For example, coefficient h0[7:0] is in address 160, h0[15:8] is in address 161, h1[7:0] is in address 162, h1[15:8] is in address 163. PAGE_SEL_F1=1 maps these addresses to coefficient memory B.
F2_COEFF	64B	R/W	0	182-245	7:0	Coefficients for F2. Format is 32 separate 16-bit, 2's complement numbers, each one spread across 2 registers. The LSBs are in the lower registers. For example, coefficient h0[7:0] is in address 182, h0[15:8] is in address 183, h1[7:0] is in address 184, h1[15:8] is in address 185. PAGE_SEL_F2=1 maps these addresses to coefficient memory B.

Register Name	Width	Туре	Defaulta	Addr	Bit	Description
COEF_SEL_F1A	1b	R/W	0	246	0	Channel A F1 coefficient select register. 0=memory A, 1=memory B.
COEF_SEL_F1B	1b	R/W	0	246 1		Channel B F1 coefficient select register. 0=memory A, 1=memory B.
PAGE_SEL_F1	1b	R/W	0	246	2	F1 coefficient page select register. 0=memory A, 1=memory B.
COEF_SEL_F2A	1b	R/W	0	247	0	Channel A F2 coefficient select register. 0=memory A, 1=memory B.
COEF_SEL_F2B	1b	R/W	0	247	1	Channel B F2 coefficient select register. 0=memory A, 1=memory B.
PAGE_SEL_F2	1b	R/W	0	247	2	F2 coefficient page select register. 0=memory A, 1=memory B.
SFS_MODE	1b	R/W	0	248	0	0= <b>SFS</b> asserted at the start of each output word when PACKED=1 or each I/Q pair when PACKED=0, 1= <b>SFS</b> asserted at the start of each output sample period.

Register Name	Width	Туре	Defaulta	Addr	Bit	Description
SDC_EN	1b	R/W	0	248	1	0=normal serial mode, 1=serial daisy-chain master mode.
AGC_COMB_ORD	2b	R/W	0	249	1:0	Enable reduced bandwidth AGC power detector. 0=2 <sup>nd</sup> -order decimate-by-eight CIC, 1=1-tap comb added to CIC, 2=4-tap comb added to CIC.
EXT_DELAY	5b	R/W	0	249	6:2	Number of <b>CK</b> period delays needed to align the DVGA gain step with the digital gain compensation step. Set this register to 7 if ASTROBE and BSTROBE are not used. Otherwise set to 8.

a. These are the default values set by a master reset ( $\overline{MR}$ ). Sync in ( $\overline{SI}$ ) will not affect any of these values.

#### 9.2 Condensed LM97593 Address Map

Register Name	Addr	Addr Hex	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DEC	0	0x00	Dec7	Dec6	Dec5	Dec4	Dec3	Dec2	Dec1	Dec0
DEC_BY_4	1	0x01				DecBy4		Dec10	Dec9	Dec8
SCALE	2	0x02			Sc5	Sc4	Sc3	Sc2	Sc1	Sc0
GAIN_A	3	0x03						GA2	GA1	GA0
GAIN_B	4	0x04						GB2	GB1	GB0
RATE	5	0x05	Rate7	Rate6	Rate5	Rate4	Rate3	Rate2	Rate1	Rate0
SERIAL_CTRL	6	0x06	FMT1	FMT0	Packed	MuxMode	RDY_POL	SFS_POL	SCK_POL	SOUT_EN
FREQ_A	7	0x07	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
	8	0x08	FA15	FA14	FA13	FA12	FA11	FA10	FA9	FA8
	9	0x09	FA23	FA22	FA21	FA20	FA19	FA18	FA17	FA16
	10	0x0A	FA31	FA30	FA29	FA28	FA27	FA26	FA25	FA24
PHASE_A	11	0x0B	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
	12	0x0C	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8
FREQ_B	13	0x0D	FB7	FB6	FB5	FB4	FB3	FB2	FB1	FB0
	14	0x0E	FB15	FB14	FB13	FB12	FB11	FB10	FB9	FB8
	15	0x0F	FB23	FB22	FB21	FB20	FB19	FB18	FB17	FB16
	16	0x10	FB31	FB30	FB29	FB28	FB27	FB26	FB25	FB24
PHASE_B	17	0x11	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
	18	0x12	PB15	PB14	PB13	PB12	PB11	PB10	PB9	PB8
Source	19	0x13					BS1	BS0	AS1	AS0
AGC_CTRL	20	0x14			AgcLG1	AgcLG0	AgcHldlC	Reserved	Reserved	ExpInh
AGC_COUNT	21	0x15	Reserved							
	22	0x16	Reserved							

Register Name	Addr	Addr Hex	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
AGC_IC_A	23	0x17	AgclcA7	AgclcA6	AgclcA5	AgclcA4	AgclcA3	AgclcA2	AgclcA1	AgclcA0
AGC_IC_B	24	0x18	AgclcB7	AgclcB6	AgclcB5	AgclcB4	AgclcB3	AgclcB2	AgclcB1	AgclcB0
AGC_RB_A	25	0x19	AgcRbA7	AgcRbA6	AgcRbA5	AgcRbA4	AgcRbA3	AgcRbA2	AgcRbA1	AgcRbA0
AGC_RB_B	26	0x1A	AGCRbB7	AGCRbB6	AGCRbB5	AGCRbB4	AGCRbB3	AGCRbB2	AGCRbB1	AGCRbB0
TEST_REG	27	0x1B	Test7	Test6	Test5	Test4	Test3	Test2	Test1	Test0
	28	0x1C			Test13	Test12	Test11	Test10	Test9	Test8
DEBUG	31	0x1F	DITH_B	DITH_A	TapSel4	TapSel3	TapSel2	TapSel1	TapSel0	DebugEnable
AGC_TABLE	128	0x80	The AGC T	The AGC Table loads from the low address to the high address in this order:						
	159	0x9F	"1st location, 2nd location"							
<u></u>	••		•							
		Addr		-						-

Dogistor Namo	Addr		Di+7	Ditc	Di+E	D:+/	D:+2	Dito	D:+1	DitO
Register Name	Addr	Hex	DIL/	DILO	БІІЭ	DIL4	БІІЗ	DILZ	БІСІ	ыю
F1_COEFF	160	0xA0		The FIR Co	pefficients lo	ad from the	low address	to the high	address in th	is order:
	181	0xB5		"1st locatio	n low byte, 1	1st location I	nigh byte, 2r	nd location		
F2COEFF	182	0xB6		The Page S	Select bits d	etermine wh	ich set of co	efficient me	mory is writte	en.
	245	0xF5								
F1_CTRL	246	0xF6						PgSelF1	CfSelF1B	CfSelF1A
F2_CTRL	247	0xF7						PgSelF2	CfSelF2B	CfSelF2A
SERIAL_CTRL2	248	0xF8							SdcEn	SfsMode
AGC_CTRL2	249	0xF9		ExtDelay4	ExtDelay3	ExtDelay2	ExtDelay1	ExtDelay0	CombOrd1	CombOrd0

## **AGC Theory of Operation**

A block diagram of the AGC is shown in *Figure 40*. The DVGA interface comprises four pins for each of the channels. The first three pins of this interface are a 3-bit binary word that controls the DVGA gain in 6dB steps (**AGAIN**). The final pin is **ASTROBE** which allows the **AGAIN** bits to be latched into the DVGA's register. A key feature of the **ASTROBE**, illustrated *Figure 41*, is that it toggles only if the data on **AGAIN** has changed from the previous cycle. Not shown is that **ASTROBE** and **BSTROBE** are independent. For example, **ASTROBE** only toggles when **AGAIN** has changed. **BSTROBE** will not toggle because **AGAIN** has changed. This is done to minimize unnecessary digital noise on the sensitive analog path through the DVGA. **ASTROBE** and **BSTROBE** are asserted during **MR** and **SI** to properly initialize the DV-GAs.

The absolute value circuit and the 2-stage, decimate-by-8 CIC filter comprise the power detection part of the AGC. The power detector bandwidth is set by the CIC filter to  $F_{\rm CK}/8$ . The absolute value circuit doubles the effective input frequency. This has the effect of reducing the power detector bandwidth from  $F_{\rm CK}/8$  to  $F_{\rm CK}/16$ .

For a full-scale sinusoidal input, the absolute value circuit output is a dc value of  $511^*(2/\pi).$  Because the absolute value

circuit also generates undesired even harmonic terms, the CIC filter (response shown in *Figure 39*) is required to remove these harmonics. The first response null occurs at



FIGURE 39. Power detector filter response, 52 MHz



 $F_{CK}/8$ , where  $F_{CK}$  is the clock frequency, and the response magnitude is at least 25dB below the dc value from  $F_{CK}/10$  to  $9F_{CK}/10$ . Because the  $2^{nd}$  harmonic from the absolute value circuit is about 10dB below the dc this means that the ripple in the detected level is about 0.7dB or less for input frequencies between  $F_{CK}/20$  to  $19F_{CK}/20$ . Setting the AGC\_COMB\_ORD register to either 1 or 2 will narrow the power detector's bandwidth as shown in *Figure 39*.

The "FIXED TO FLOAT CONVERTER" takes the fixed point 9-bit output from the CIC filter and converts it to a "floating point" number. This conversion is done so that the 32 values in the RAM can be uniformly assigned (dB scale) to detected power levels (54 dB range). This provides a resolution of 1.7dB between detected power levels. The truth table for this converter is given in Table 4. The upper three bits of the output represent the exponent (e) and the lower 2 are the mantissa (m). The exponent is determined by the position of the leading '1' out of the CIC filter. An output of '001XX' corresponds to a leading '1' in bit 2 (LSB is bit 0). The exponent increases by one each time the leading '1' advances in bit position. The mantissa bits are the two bits that follow the leading '1'. If we define E as the decimal value of the exponent bits and M as the decimal value of the mantissa bits, the output of the CIC filter, POUT, corresponding to a given "FIXED TO FLOAT CONVERTER" output is:

$$P_{OUT} = [4*\min(E,1) + M] \cdot 2^{(\max(E,1)-1)}, E \ge 1.$$
 (Eq. 9)

The max() and min() operators account for row 1 of *Table 4* which is a special case because  $M=P_{OUT}$ . Equation 5 associates each address of the RAM with a CIC filter output.

**TABLE 4. Fixed to Float Converter Truth Table** 

INPUT	OUTPUT (eeemm)
0-3	000XX
4-7	001XX
8-15	010XX
16-31	011XX
32-63	100XX
64-127	101XX
128-255	110XX
256-511	111XX

As shown in *Figure 40*, the 32X8 RAM look-up table implements the functions of log converter, reference subtraction, error amplifier, and deadband. The user must build each of these functions by constructing a set of 8-bit, 2's complement numbers to be loaded into the RAM. Each of these functions and how to construct them are discussed in the following paragraphs.

A log conversion is done in order to keep the loop gain independent of operating point. To see why this is beneficial, the control gain of the DVGA computed without log conversion is:

$$K'_{DVGA} = \frac{\partial}{\partial G} (v_i \cdot 2^{(G-G_o)}),$$
  
=  $-v_i \cdot \ln(2) \cdot 2^{(G-G_o)}$  (Eq. 10)

where G is the decimal equivalent of GAIN and  $\rm G_o$  accounts for the DVGA gain in excess of unity. This equation assumes

that the DVGA gain control polarity is positive as is the case for the CLC5526. The gain around the entire loop must be negative. Observe in Equation 6 that the control gain is dependent on operating point G. If we instead compute the control gain with log conversion then:

$$K_{DVGA} = \frac{\partial}{\partial G} [20 \cdot \log(v_i \cdot 2^{(G-G_o)})],$$
  
= -6.02, (Eq. 11)

which is no longer operating-point dependent. The log function is constructed by computing the CIC filter output associated with each address (Equation 5) and converting these to dB. Full scale (dc signal) is 20log(511)=54dB.

The reference subtraction is constructed by subtracting the desired loop servo point (in dB) from the table values computed in the previous paragraph. For example, if it is desired that the DVGA servo the ADC input level (sinusoidal signal) to -6dBFS, the number to subtract from the data is:

$$20\log(\frac{511}{2}\cdot\frac{2}{\pi}) = 44 \ dB.$$
 (Eq. 12)

The table data will then cross through zero at the address corresponding to this reference level. A deadband wider than 6dB should then be constructed symmetrically about this point. This prevents the loop from hunting due to the 6dB gain steps of the DVGA. Any deadband in excess of 6dB appears as hysteresis in the servo point of the loop as illustrated in *Figure 37*. The deadband is constructed by loading zeros into those addresses on either side of the one which corresponds to the reference level.

The last function of the RAM table is that of error amplification. All the operations preceding this one gave a table slope  $S_{RAM} = 1$ . This must now be adjusted in order to control the time constant of the loop given by:

$$\tau = \frac{8}{F_{CK}} \left(\frac{1}{G_L} + \frac{1}{2}\right)$$
(Eq. 13)

The term  $G_1$  in this equation is the loop gain:

$$G_{L} = -6.02 \cdot S_{RAM} \cdot 2^{(AGC\_LOOP\_GAIN-8)}.$$
 (Eq. 14)

The design equations are obtained by solving Equation 13 for  $G_L$  and Equation 14 for  $S_{RAM}$ . AGC\_LOOP\_GAIN is a control register value that determines the number of bits to shift the output of the RAM down by. This allows some of the loop gain to be moved out of the RAM so that the full output range of the table is utilized but not exceeded. The valid range for AGC\_LOOP\_GAIN is from 0 to 3 which corresponds to a 0 to 3 bit shift to the left.

An example set of numbers to implement a loop having a reference of 6dB below full scale, a deadband of 8dB, and a loop gain of 0.108 is:





FIGURE 43. Example of programmed RAM contents

FIGURE 42. Example of programmed RAM contents

AGAIN <sup>a</sup>	EXPb	Inputc	21d	20	19	18	17	16	15	14	 8	7	6	5	4	3	2	1	0
000 = -12dB	111 = +0dB	-12dB	14	13	12	11	10	9	8	7	 1	0	L	L	L	L	L	L	L
001 = -6dB	110 = -6dB	-12dB	14	14	13	12	11	10	9	8	 2	1	0	L	L	L	L	L	L
010 = 0dB	101 = -12dB	-12dB	14	14	14	13	12	11	10	9	 3	2	1	0	L	L	L	L	L
011 = +6dB	100 = -18dB	-12dB	14	14	14	14	13	12	11	10	 4	3	2	1	0	L	L	L	L
100 = +12dB	011 = -24dB	-12dB	14	14	14	14	14	13	12	11	 5	4	3	2	1	0	L	L	L
101 = +18dB	010 = -30dB	-12dB	14	14	14	14	14	14	13	12	 6	5	4	3	2	1	0	L	L
110 = +24dB	001 = -36dB	-12dB	14	14	14	14	14	14	14	13	 7	6	5	4	3	2	1	0	L
111 = +30dB	000 = -42dB	-12dB	14	14	14	14	14	14	14	14	 8	7	6	5	4	3	2	1	0

FABLE 5. 15-bit Mixe	r Output Alignment	into the 22-bit	SHIFT-UP	Based On EXP
----------------------	--------------------	-----------------	----------	--------------

a. AGAIN sets the DVGA or analog gain value.

b. EXP sets the "FIXED TO FLOAT CONVERTER" or digital gain value.

c. 22-bit input to SHIFT-UP block in Figure 19 horizontally, linearized SHIFT-UP value vertically.

d. The numbers in the center of the table represent the mixer output bits. 'L' represents a logic low.

These values are shown with respect to the table addresses in *Figure 42*, and the CIC filter output  $P_{OUT}$  in *Figure 43*. For a 52MHz clock rate and AGC\_LOOP\_GAIN=2, these values result in a loop time constant of 1.5µs.

The error signal from the loop gain "SHIFT DOWN" circuit is gated into the loop integrator. A MUX within the integrator feedback allows the integrator to be initialized to the value loaded into AGC\_IC\_A (channel B can be set independently). The top eight bits of the integrator output can also be read back over the microprocessor interface from the AGC\_RB\_A (or AGC\_RB\_B) register. The top 3 bits become **AGAIN** and are output along with the **ASTROBE** signal on the DVGA interface pins. The valid range of **AGAIN** is from 0 to 7 which corresponds to a valid range of 0 to 2<sup>11</sup>-1 for the 11-bit, 2's complement integrator output from which **AGAIN** is derived. This is illustrated in *Figure 44*. The integrator saturates at these limits to prevent overshoots as the integrator attempts to enter the valid range. The **AGAIN** value is inverted (**EXP**)

and used to adjust the gain of the incoming signal to provide a linear output dynamic range. The relationship between the DVGA analog gain (**AGAIN**) and the "FIXED TO FLOAT CONVERTER" digital gain (**EXP**) is shown in *Table 5*. The DVGA's compression of the incoming signal in the analog domain vs. the subsequent expansion in the digital domain is shown in *Figure 36*.

The AGC may be forced to free run by setting AGC\_HOLD\_IC low. Writing an initial condition to AGC\_IC\_AIB and then setting AGC\_HOLD\_IC high will force the AGC to a fixed gain. The three MSBs of the value written to AGC\_IC\_AIB are inverted and output to drive the DVGA.

Allowing the AGC to free run should be appropriate for most applications. If the INH\_EXP bit is not set, the DVGA gain word (**EXP**) is routed to the "FLOAT TO FIXED CONVERT-ER" in the DDCs prior to the programmable decimation filter. The **EXP** signals are delayed to account for the propagation delay of the DVGA interface and the ADC12DL080 ADC.





FIGURE 44. AGC integrator output limits

### **General Applications Information**

#### **10.0 OUTPUTS**

Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{DR}$  and DRGND. These large charging current spikes can cause on-chip ground noise and couple into the analog circuitry, degrading dynamic performance. Adequate bypassing, limiting output capacitance and careful attention to the ground plane will reduce this problem.

To minimize noise due to output switching, minimize the load currents at the digital outputs. Only one driven input should be connected to each output pin. Additionally, inserting series resistors of about  $100\Omega$  at the digital outputs, close to the ADC pins, will isolate the outputs from trace and other circuit capacitances and limit the output currents, which could otherwise result in performance degradation. See *Figure 45*.



#### **11.0 POWER SUPPLY CONSIDERATIONS**

The power supply pins should be bypassed with a 10  $\mu F$  capacitor and with a 0.1  $\mu F$  ceramic chip capacitor near each power pin. Leadless chip capacitors are preferred because they have low series inductance.

The LM97593 is sensitive to power supply noise. Accordingly, the noise on the analog supply pins should be kept below 100  $mV_{\text{P-P}}.$ 

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during power turn on and turn off.

The  $V_{DR}$  pin provides power for the output drivers and should be operated from a supply equivalent to  $V_D$ .

#### **12.0 LAYOUT AND GROUNDING**

A proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the LM97593 between these areas, is required to achieve specified performance.

The ground return for the data outputs (DRGND) carries the ground current for the output drivers. The output current can exhibit high transients that could add noise to the conversion process. To prevent this from happening, the DRGND pins should NOT be connected to system ground in close proximity to any of the LM97593's other ground pins.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible.

Digital circuits create substantial supply and ground current transients. The logic noise thus generated could have significant impact upon system noise performance. The best logic family to use in systems with A/D converters is one which employs non-saturating transistor designs, or has low noise characteristics, such as the 74LS, 74HC(T) and 74AC(T)Q families. The worst noise generators are logic families that create the largest supply current transients during clock or signal edges, like the 74F and the 74AC(T) families.

The effects of the noise generated from the LM97593 output switching can be minimized through the use of  $100\Omega$  resistors in series with each data output line. Locate these resistors as close to the LM97593 output pins as possible.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.

Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should *not* be placed side by side, even with just a small part of their bodies beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed in the analog area of the board. All digital circuitry and I/O lines should be placed in the digital area of the board. The LM97593 should be between these two areas. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the ground plane at a single, quiet point. All ground connections should have a low inductance path to ground.

#### **13.0 DYNAMIC PERFORMANCE**

To achieve the best dynamic performance, the clock source driving the CLK input must be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in *Figure 46*. The gates used in the clock tree must be capable of operating at frequencies much higher than those used if added jitter is to be prevented.

Best performance will be obtained with a differential input drive, compared with a single-ended drive, as discussed in Sections 1.3.1 and 1.3.2.

It is good practice to keep the clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.

![](_page_45_Figure_22.jpeg)

30008756

FIGURE 46. Isolating the ADC Clock from other Circuitry with a Clock Tree

## **Common Application Pitfalls**

**15.1 Driving the inputs (analog or digital) beyond the power supply rails.** For proper operation, all inputs should not go more than 100 mV beyond the supply rails (more than 100 mV below the ground pins or 100 mV above the supply pins). Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital components (e.g., 74F and 74AC devices) to exhibit overshoot or undershoot that goes above the power supply or below ground. A resistor of about 47 $\Omega$  to 100 $\Omega$  in series with any offending digital input, close to the signal source, will eliminate the problem.

Do not allow input voltages to exceed the supply voltage, even on a transient basis. Not even during power up or power down.

Be careful not to overdrive the inputs of the LM97593 with a device that is powered from supplies outside the range of the LM97593 supply. Such practice may lead to conversion inaccuracies and even to device damage.

**15.2 Attempting to drive a high capacitance digital data bus.** The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{DR}$  and DRGND. These large charging current spikes can couple into the analog circuitry, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital areas on the pc board will reduce this problem.

The digital data outputs should be buffered (with 74ACQ541, for example) if they will drive a large capacitive load. Dynamic performance can also be improved by adding series resistors at each digital output, close to the LM97593, which reduces the energy coupled back into the part's output pins by limiting the output current. A reasonable value for these resistors is  $100\Omega$ .

**15.3 Using an inadequate amplifier to drive the analog input.** As explained in Section 1.3, the capacitance seen at the input alternates between 8 pF and 7 pF, depending upon the phase of the clock. This dynamic load is more difficult to drive than is a fixed capacitance. If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade performance. A small series resistor at each amplifier output and a capacitor at the analog inputs will improve performance.

Also, it is important that the signals at the two inputs have exactly the same amplitude and be exactly 180° out of phase with each other. Board layout, especially equality of the length of the two traces to the input pins, will affect the effective phase between these two signals. Remember that an operational amplifier operated in the non-inverting configuration will exhibit more time delay than will the same device operating in the inverting configuration.

15.4 Operating with the reference pins outside of the specified range. As mentioned in Section 1.2,  $V_{\text{REF}}$  should be in the range of

$$0.8 \mathsf{V} \leq \mathsf{V}_{\mathsf{REF}} \leq 1.2 \mathsf{V}$$

Operating outside of these limits could lead to performance degradation.

15.5 Inadequate network on Reference Bypass pins (V<sub>RP</sub>A, V<sub>RN</sub>A, V<sub>COM</sub>A, V<sub>RP</sub>B, V<sub>RN</sub>B and V<sub>COM</sub>B). As mentioned in Section 1.2, these pins should be bypassed with 0.1  $\mu$ F capacitors to ground at V<sub>RM</sub>A and V<sub>RM</sub>B and with a 10  $\mu$ F between pins V<sub>RP</sub>A and V<sub>RN</sub>A and between V<sub>RP</sub>B and V<sub>RN</sub>B for best performance.

**15.6 Using a clock source with excessive jitter, using excessively long clock signal trace, or having other signals coupled to the clock signal trace.** This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR and SINAD performance.

## **Evaluation Hardware**

Evaluation boards are available to facilitate designs based on the LM97593:

#### 16.1 LM97593EB

The LM97593 evaluation board provides a complete narrowband receiver from IF to digital symbols.

#### 16.2 SOFTWARE

Control panel software for the LM97593 supports complete device configuration on both evaluation boards.

Integrated capture software manages the capture of data and its storage in a file on a PC.

Matlab script files support data analysis: FFT, DNL, and INL plotting.

This software and additional application information is available on the *Basestation CDROM*.

![](_page_47_Figure_0.jpeg)

![](_page_48_Picture_0.jpeg)

Notes

## **Notes**

Pi	oducts	Design Support					
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench				
Audio	www.national.com/audio	Analog University	www.national.com/AU				
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes				
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts				
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/greer				
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging				
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality				
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns				
Power Management	www.national.com/power	Feedback	www.national.com/feedback				
Switching Regulators	www.national.com/switchers						
LDOs	www.national.com/ldo						
LED Lighting	www.national.com/led						
PowerWise	www.national.com/powerwise						
Serial Digital Interface (SDI)	www.national.com/sdi						
Temperature Sensors	www.national.com/tempsensors						
Wireless (PLL/VCO)	www.national.com/wireless						

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLÉTENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com

National Semiconductor Americas Technical Support Center new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: jpn.feedback@nsc.com

www.national.com

Email: