

LM4890 Boomer® Audio Power Amplifier Series

1 Watt Audio Power Amplifier

General Description

The LM4890 is an audio power amplifier primarily designed for demanding applications in mobile phones and other portable communication device applications. It is capable of delivering 1 watt of continuous average power to an 8Ω BTL load with less than 1% distortion (THD+N) from a $5V_{DC}$ power supply.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. The LM4890 does not require output coupling capacitors or bootstrap capacitors, and therefore is ideally suited for mobile phone and other low voltage applications where minimal power consumption is a primary requirement.

The LM4890 features a low-power consumption shutdown mode, which is achieved by driving the shutdown pin with logic low. Additionally, the LM4890 features an internal thermal shutdown protection mechanism.

The LM4890 contains advanced pop & click circuitry which eliminates noises which would otherwise occur during turn-on and turn-off transitions.

The LM4890 is unity-gain stable and can be configured by external gain-setting resistors.

Key Specifications

■ PSRR at 217Hz, $V_{DD} = 5V$ (Fig. 1) 62dB(typ.)

■ Power Output at 5.0V & 1% THD 1W(typ.)

■ Power Output at 3.3V & 1% THD 400mW(typ.)

■ Shutdown Current 0.1µA(typ.)

Features


- Available in space-saving packages: micro SMD, MSOP, SOIC, and LLP
- Ultra low current shutdown mode
- BTL output can drive capacitive loads
- Improved pop & click circuitry eliminates noises during turn-on and turn-off transitions
- 2.2 5.5V operation
- No output coupling capacitors, snubber networks or bootstrap capacitors required
- Thermal shutdown protection
- Unity-gain stable
- External gain configuration capability

Applications

- Mobile Phones
- PDAs
- Portable electronic devices


Connection Diagrams

8 Bump micro SMD



Top View
Order Number LM4890IBP, LM4890IBPX
See NS Package Number BPA08DDB

8 bump micro SMD Marking




Top View
X - Date Code
T - Die Traceability
G - Boomer Family
E - LM4890IBP

Boomer® is a registered trademark of National Semiconductor Corporation.


Connection Diagrams (Continued)

9 Bump micro SMD




Top View
Order Number LM4890IBL, LM4890IBLX
See NS Package Number BLA09AAB

LLP Package




Top View Order Number LM4890LD See NS Package Number LDA10B

Mini Small Outline (MSOP) Package




Top View Order Number LM4890MM See NS Package Number MUA08A

Small Outline (SO) Package




Top View Order Number LM4890M See NS Package Number M08A

9 Bump micro SMD Marking




Top View
X - Date Code
T - Die Traceability
G - Boomer Family
P - LM4890IBL

10 Pin LLP Marking




Top View
Z - Assembly Plant Date Code (M for Malacca)
XY - Digit Date Code
TT - Die Traceability
L4890 - LM4890LD

MSOP Marking



Top View G - Boomer Family 90 - LM4890MM


SO Marking



Top View
XY - Date Code
TT - Die Traceability
Bottom 2 lines - Part Number


Connection Diagrams (Continued)

9 Bump micro SMD



Top View
Order Number LM4890ITL, LM4890ITLX
See NS Package Number TLA09AAA

9 Bump micro SMD Marking



Top View
X - Date Code
T - Die Traceability
G - Boomer Family
A8 - LM4890ITL

Typical Application




FIGURE 1. Typical Audio Amplifier Application Circuit

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 11) 6.0V

Storage Temperature -65°C to +150°C

Input Voltage -0.3V to V_{DD} +0.3V

Power Dissipation (Note 3) Internally Limited

ESD Susceptibility (Note 4) 2000V Junction Temperature 150°C

Thermal Resistance

 θ_{JC} (SOP) 35°C/W θ_{JA} (SOP) 150°C/W

 θ_{JA} (8 Bump micro SMD, Note 12) 220°C/W

 $\begin{array}{ll} \theta_{JA} \mbox{ (9 Bump micro SMD, Note 12)} & 180^{\circ} \mbox{C/W} \\ \theta_{JC} \mbox{ (MSOP)} & 56^{\circ} \mbox{C/W} \\ \theta_{JA} \mbox{ (MSOP)} & 190^{\circ} \mbox{C/W} \end{array}$

220°C/W

Soldering Information

See AN-1112 "microSMD Wafers Level Chip Scale

Package."

 θ_{JA} (LLP)

See AN-1187 "Leadless Leadframe Package (LLP)."

Operating Ratings

Temperature Range

 $T_{MIN} \le T_A \le T_{MAX}$ $-40^{\circ}C \le T_A \le 85^{\circ}C$ Supply Voltage $2.2V \le V_{DD} \le 5.5V$

Electrical Characteristics $V_{DD} = 5V$ (Notes 1, 2, 8)

The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A = 25$ °C.

			LM4	1890	
Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
			(Note 6)	(Notes 7, 9)	(Lillins)
I _{DD}	Quiescent Power Supply Current	V _{IN} = 0V, I _o = 0A, No Load	4	8	mA (max)
		$V_{IN} = 0V$, $I_o = 0A$, 8Ω Load	5	10	mA (max)
I _{SD}	Shutdown Current	V _{SHUTDOWN} = 0V	0.1	2.0	μΑ (max)
V _{SDIH}	Shutdown Voltage Input High			1.2	V (min)
V _{SDIL}	Shutdown Voltage Input Low			0.4	V (max)
V _{os}	Output Offset Voltage		7	50	mV (max)
R _{OUT-GND}	Resistor Output to GND (Note 10)	o GND (Note 10)	8.5	9.7	kΩ (max)
			0.5	7.0	kΩ (min)
P _o	Output Power (8Ω)	THD = 2% (max); f = 1 kHz	1.0	0.8	W
T _{WU}	Wake-up time		170	220	ms (max)
T _{SD}	Thermal Shutdown Temperature		170	150	°C (min)
				190	°C (max)
THD+N	Total Harmonic Distortion + Noise	P _o = 0.4 Wrms; f = 1kHz	0.1		%
PSRR	Power Supply Rejection Ratio	V _{ripple} = 200mV sine p-p	62 (f =	55	dB (min)
	(Note 14)	Input Terminated with 10 ohms to	217Hz)		
		ground	66 (f = 1kHz)		
T _{SDT}	Shut Down Time	8 Ω load	1.0		ms (max)

Electrical Characteristics $V_{DD} = 3V$ (Notes 1, 2, 8)

The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

		L		1890	1114
Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
			(Note 6)	(Notes 7, 9)	(Lillins)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, $I_o = 0A$, No Load	3.5	7	mA (max)
		$V_{IN} = 0V$, $I_o = 0A$, 8Ω Load	4.5	9	mA (max)
I _{SD}	Shutdown Current	V _{SHUTDOWN} = 0V	0.1	2.0	μA (max)
V _{SDIH}	Shutdown Voltage Input High			1.2	V(min)
V _{SDIL}	Shutdown Voltage Input Low			0.4	V(max)
Vos	Output Offset Voltage		7	50	mV (max)
R _{OUT-GND}	Resistor Output to Gnd (Note 10)		0.5	8.5 9.7 7.0	kΩ (max)
			6.5		kΩ (min)
T _{WU}	Wake-up time		120	180	ms (max)

Electrical Characteristics $V_{DD} = 3V$ (Notes 1, 2, 8) The following specifications apply for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A = 1$ 25°C. (Continued)

			LM4890		Units
Symbol	Parameter	Conditions	Typical	Limit	(Limits)
			(Note 6)	(Notes 7, 9)	(Lillits)
Po	Output Power (8Ω)	THD = 1% (max); f = 1kHz	0.31	0.28	W
T _{SD}	Thermal Shutdown Temperature		170	150	°C(min)
			170	190	°C(max)
THD+N	Total Harmonic Distortion + Noise	$P_o = 0.15Wrms$; $f = 1kHz$	0.1		%
PSRR	Power Supply Rejection Ratio	V _{ripple} = 200mV sine p-p	56 (f =	45	dB(min)
	(Note 14)	Input terminated with 10 ohms to	217Hz)		
		ground	62 (f = 1kHz)		

Electrical Characteristics $V_{DD} = 2.6V$ (Notes 1, 2, 8) The following specifications apply for for the circuit shown in Figure 1 unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

			LM4890		Units
Symbol	Parameter	Conditions	Typical	Limit	(Limits)
			(Note 6)	(Notes 7, 9)	(Lillits)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, $I_o = 0A$, No Load	2.6		mA (max)
I _{SD}	Shutdown Current	V _{SHUTDOWN} = 0V	0.1		μA (max)
Po	Output Power (8Ω)	THD = 1% (max); f = 1 kHz	0.2		W
	Output Power (4Ω)	THD = 1% (max); f = 1 kHz	0.22		W
THD+N	Total Harmonic Distortion + Noise	$P_o = 0.1Wrms; f = 1kHz$	0.08		%
PSRR	Power Supply Rejection Ratio	V _{ripple} = 200mV sine p-p	44 (f =		dB
	(Note 14)	Input Terminated with 10 ohms to	217Hz)		
		ground	44 (f = 1kHz)		

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature T_A . The maximum $allowable\ power\ dissipation\ is\ P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}\ or\ the\ number\ given\ in\ Absolute\ Maximum\ Ratings,\ whichever\ is\ lower.\ For\ the\ LM4890,\ see\ power\ derating$ curves for additional information.

- Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.
- Note 5: Machine Model, 220 pF-240 pF discharged through all pins.
- Note 6: Typicals are measured at 25°C and represent the parametric norm.
- Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
- Note 8: For micro SMD only, shutdown current is measured in a Normal Room Environment. Exposure to direct sunlight will increase I_{SD} by a maximum of 2μA.
- Note 9: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 10: ROUT is measured from each of the output pins to ground. This value represents the parallel combination of the 10k ohm output resistors and the two 20k

Note 11: If the product is in shutdown mode and V_{DD} exceeds 6V (to a max of 8V V_{DD}), then most of the excess current will flow through the ESD protection circuits. If the source impedance limits the current to a max of 10 ma, then the part will be protected. If the part is enabled when V_{DD} is greater than 5.5V and less than 6.5V, no damage will occur, although operational life will be reduced. Operation above 6.5V with no current limit will result in permanent damage.

Note 12: All bumps have the same thermal resistance and contribute equally when used to lower thermal resistance. All bumps must be connected to achieve

Note 13: Maximum power dissipation (P_{DMAX}) in the device occurs at an output power level significantly below full output power. P_{DMAX} can be calculated using Equation 1 shown in the Application section. It may also be obtained from the power dissipation graphs.


Note 14: PSRR is a function of system gain. Specifications apply to the circuit in Figure 1 where A_V = 2. Higher system gains will reduce PSRR value by the amount of gain increase. A system gain of 10 represents a gain increase of 14dB. PSRR will be reduced by 14dB and applies to all operating voltages

External Components Description (Figure 1) Components **Functional Description** Inverting input resistance which sets the closed-loop gain in conjunction with R_f. This resistor also forms a 1. R_{IN} high pass filter with C_{IN} at $f_C = 1/(2\pi R_{IN}C_{IN})$. 2. CIN Input coupling capacitor which blocks the DC voltage at the amplifier's input terminals. Also creates a highpass filter with R_{IN} at $f_c = 1/(2\pi R_{IN}C_{IN})$. Refer to the section, **Proper Selection of External** Components, for an explanation of how to determine the value of C_{IN} . 3. R_{f} Feedback resistance which sets the closed-loop gain in conjunction with R_{IN}. Supply bypass capacitor which provides power supply filtering. Refer to the section, Power Supply 4. C_{S} Bypassing, for information concerning proper placement and selection of the supply bypass capacitor, 5. Bypass pin capacitor which provides half-supply filtering. Refer to the section, Proper Selection of External C_{BYPASS}


Components, for information concerning proper placement and selection of CBYPASS.

Typical Performance Characteristics

THD+N vs Frequency at V_{DD} = 5V, 8Ω R_L, and PWR = 250mW, A_V = 2




THD+N vs Frequency at V_{DD} = 3.3V, 8Ω R_L , and PWR = 150mW, A_V = 2




20019238

THD+N vs Frequency at V_{DD} = 3V, R_L = 8 Ω , PWR = 250mW, A_V = 2




FREQUENCY IN Hz

THD+N vs Frequency @ V_{DD} = 2.6V, R_L = 8Ω , PWR = 100mW, A_V = 2





THD+N vs Frequency @ V_{DD} = 2.6V, R_L = 4Ω , PWR = 100mW, A_V = 2





FREQUENCY IN Hz


20019240













Power Supply Rejection Ratio (PSRR) @ A_V = 2 V_{DD} = 5V, V_{ripple} = 200mvp-p R_L = 8Ω , R_{IN} = 10Ω




20019245

Power Supply Rejection Ratio (PSRR) @ A_V = 2 V_{DD} = 5V, V_{ripple} = 200mvp-p R_L = 8Ω , R_{IN} = Float




20019273

Power Supply Rejection Ratio (PSRR) @ A_V = 4 V_{DD} = 5V, V_{ripple} = 200mvp-p R_L = $8\Omega,\,R_{IN}$ = 10Ω




200192A9

Power Supply Rejection Ratio (PSRR) @ $A_V = 4$ $V_{DD} = 5V$, $V_{ripple} = 200$ mvp-p $R_L = 8\Omega$, $R_{IN} = Float$




200192B8

Power Supply Rejection Ratio (PSRR) @ A_V = 2 V_{DD} = 3V, V_{ripple} = 200mvp-p, R_L = 8Ω , R_{IN} = 10Ω




200192C5

Power Supply Rejection Ratio (PSRR) @ $A_V = 4$ $V_{DD} = 3V$, $V_{ripple} = 200$ mvp-p,




Power Supply Rejection Ratio (PSRR) @ $A_V = 2$ $V_{DD} = 3.3V$, $V_{ripple} = 200$ mvp-p,




2001924

Power Supply Rejection Ratio (PSRR) @ A_V = 2 V_{DD} = 3V, V_{ripple} = 200mvp-p, R_L = 8Ω , R_{IN} = Float




20019293

Power Supply Rejection Ratio (PSRR) @ $A_V = 4$ $V_{DD} = 3V$, $V_{ripple} = 200$ mvp-p, $R_L = 8\Omega$, $R_{IN} = Float$





Power Supply Rejection Ratio (PSRR) @ A_V = 2





 $V_{DD} = 2.6V$, $V_{ripple} = 200$ mvp-p,


20019247
















PSRR Distribution $V_{DD} = 5V$ 217Hz, 200mvp-p, -30, +25, and +80°C






PSRR Distribution $V_{DD} = 3V$


217Hz, 200mvp-p,

-30, +25, and +80°C

Power Supply Rejection Ration vs **Bypass Capacitor Size** V_{DD} = 5V, Input Grounded = 10 Ω , Output Load = 8 Ω




Power Supply Rejection Ration vs **Bypass Capacitor Size** V_{DD} = 3V, Input Grounded = 10 Ω , Output Load = 8 Ω



Top Trace = No Cap, Next Trace Down = 1µf Next Trace Down = 2μf, Bottom Trace = 4.7μf

Top Trace = No Cap, Next Trace Down = 1µf Next Trace Down = 2μf, Bottom Trace = 4.7μf


LM4890 vs LM4877 Power Supply Rejection Ratio V_{DD} = 5V, Input Grounded = 10 Ω Output Load = 8Ω , 200mV Ripple



LM4890 = Bottom Trace

LM4877 = Top Trace


LM4890 vs LM4877 Power Supply Rejection Ratio V_{DD} = 3V, Input Grounded = 10 Ω Output Load = 8Ω , 200mV Ripple



LM4890 = Bottom Trace LM4877 = Top Trace


20019289

Power Derating Curves (P_{DMAX} = 670mW)




Ambient Temperature in Degrees C Note: ($P_{DMAX} = 670$ mW for 5V, 8Ω)

Power Derating - 9 bump μ SMD ($P_{DMAX} = 670$ mW)




Ambient Temperature in Degrees C Note: $(P_{DMAX} = 670 \text{mW for 5V}, 8\Omega)$

Power Output vs Supply Voltage




Power Derating - 8 bump μ SMD ($P_{DMAX} = 670$ mW)




Ambient Temperature in Degrees C Note: ($P_{DMAX} = 670$ mW for 5V, 8Ω)

Power Derating - 10 Pin LD Pkg (P_{DMAX} = 670mW)




Ambient Temperature in Degrees C Note: ($P_{DMAX} = 670 mW$ for 5V, 8Ω)


Power Output vs Temperature




Power Dissipation vs Output Power V_{DD} = 5V, 1kHz, 8Ω , THD \leq 1.0%




Power Dissipation vs Output Power $V_{DD} = 2.6V$, 1kHz




Supply Current vs Ambient Temperature




Power Dissipation vs Output Power V_{DD} = 3.3V, 1kHz, 8Ω , THD \leq 1.0%




Output Power vs Load Resistance




Clipping (Dropout) Voltage vs Supply Voltage




$\begin{array}{c} \text{Max Die Temp} \\ \text{at P}_{\text{DMAX}} \ (9 \ \text{bump microSMD}) \end{array}$




$\begin{array}{c} \text{Max Die Temp} \\ \text{at P}_{\text{DMAX}} \text{ (8 bump microSMD)} \end{array}$




Output Offset Voltage




Supply Current vs Shutdown Voltage




Shutdown Hysterisis Voltage



Shutdown Hysterisis Voltage $V_{DD} = 3V$




Open Loop Frequency Response $V_{DD} = 5V$, No Load




20019281

Open Loop Frequency Response $V_{DD} = 3V$, No Load




20019282

Gain / Phase Response, $A_V = 2$ V_{DD} = 5V, 8 Ω Load, C_{LOAD} = 500pF




Gain / Phase Response, $A_V = 4$ $V_{DD} = 5V$, 8Ω Load, $C_{LOAD} = 500pF$




200192B3

Phase Margin vs C_{LOAD} , $A_V = 2$ $V_{DD} = 5V, 8\Omega \text{ Load}$ Capacitance to gnd on each output




Phase Margin vs C_{LOAD} , $A_V = 4$ $V_{DD} = 5V, 8\Omega \text{ Load}$ Capacitance to gnd on each output



16

Phase Margin and Limits vs Application Variables, R_{IN} = 22K Ω



RF220k, RLopen, 1000 pF


- Unstable Operation Area ------- Measured Phase Margin

 ${
m V_{DD}}=3-6$ Volts, ${
m T_A}=-20$ to +85°C


 $\rm R_L$ and $\rm C_L$ connected across outputs in differential mode

20019298


Wake Up Time (Twu)



Frequency Response vs Input Capacitor Size



Noise Floor



2001923

Application Information

BRIDGED CONFIGURATION EXPLANATION

As shown in *Figure 1*, the LM4890 has two operational amplifiers internally, allowing for a few different amplifier configurations. The first amplifier's gain is externally configurable, while the second amplifier is internally fixed in a unity-gain, inverting configuration. The closed-loop gain of the first amplifier is set by selecting the ratio of $R_{\rm f}$ to $R_{\rm IN}$ while the second amplifier's gain is fixed by the two internal $20k\Omega$ resistors. *Figure 1* shows that the output of amplifier one serves as the input to amplifier two which results in both amplifiers producing signals identical in magnitude, but out of phase by 180° . Consequently, the differential gain for the IC is

$$A_{VD} = 2 * (R_f/R_{IN})$$

By driving the load differentially through outputs Vo1 and Vo2, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's closed-loop gain without causing excessive clipping, please refer to the **Audio Power Amplifier Design** section.

A bridge configuration, such as the one used in the LM4890, also creates a second advantage over single-ended amplifiers. Since the differential outputs, Vo1 and Vo2, are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply bias across the load would result in both increased internal IC power dissipation and also possible loudspeaker damage.

EXPOSED-DAP PACKAGE PCB MOUNTING CONSIDERATIONS FOR THE LM4890LD

The LM4890LD's exposed-DAP (die attach paddle) package (LD) provides a low thermal resistance between the die and the PCB to which the part is mounted and soldered. The LM4890LD package should have its DAP soldered to the grounded copper pad (heatsink) under the LM4890LD (the NC pins, no connect, and ground pins should also be directly connected to this copper pad-heatsink area). The area of the copper pad (heatsink) can be determined from the LD Power Derating graph. If the multiple layer copper heatsink areas are used, then these inner layer or backside copper heatsink areas should be connected to each other with 4 (2 x 2) vias. The diameter for these vias should be between 0.013 inches and 0.02 inches with a 0.050inch pitch-spacing. Ensure efficient thermal conductivity by plating through and solderfilling the vias. Further detailed information concerning PCB layout, fabrication, and mounting an LLP package is available from National Semiconductor's Package Engineering Group under application note AN1187.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. Since the LM4890 has two operational amplifiers in one package, the maximum internal power dissipation is 4 times that of a single-ended amplifier. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from Equation 1.

$$P_{DMAX} = 4*(V_{DD})^2/(2\pi^2 R_L)$$
 (1

It is critical that the maximum junction temperature $T_{\rm JMAX}$ of 150°C is not exceeded. $T_{\rm JMAX}$ can be determined from the power derating curves by using $P_{\rm DMAX}$ and the PC board foil area. By adding additional copper foil, the thermal resistance of the application can be reduced, resulting in higher $P_{\rm DMAX}$. Additional copper foil can be added to any of the leads connected to the LM4890. Refer to the **APPLICATION INFORMATION** on the LM4890 reference design board for an example of good heat sinking. If $T_{\rm JMAX}$ still exceeds 150°C, then additional changes must be made. These changes can include reduced supply voltage, higher load impedance, or reduced ambient temperature. Internal power dissipation is a function of output power. Refer to the **Typical Performance Characteristics** curves for power dissipation information for different output powers and output loading.

POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. Typical applications employ a 5V regulator with 10 μ F tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4890. The selection of a bypass capacitor, especially C_{BYPASS} , is dependent upon PSRR requirements, click and pop performance (as explained in the section, **Proper Selection of External Components**), system cost, and size constraints.

SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4890 contains a shutdown pin to externally turn off the amplifier's bias circuitry. This shutdown feature turns the amplifier off when a logic low is placed on the shutdown pin. By switching the shutdown pin to ground, the LM4890 supply current draw will be minimized in idle mode. While the device will be disabled with shutdown pin voltages less than $0.5V_{\rm DC},$ the idle current may be greater than the typical value of $0.1\mu A.$ (Idle current is measured with the shutdown pin grounded).

In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry to provide a quick, smooth transition into shutdown. Another solution is to use a single-pole, single-throw switch in conjunction with an external pull-up resistor. When the switch is closed, the shutdown pin is connected to ground and disables the amplifier. If the switch is open, then the external pull-up resistor will enable the LM4890. This scheme guarantees that the shutdown pin will not float thus preventing unwanted state changes.

SHUTDOWN OUTPUT IMPEDANCE

For $R_f = 20k$ ohms:

 Z_{OUT1} (between Out1 and GND) = 10kll50kll $R_f = 6k\Omega$

 Z_{OUT2} (between Out2 and GND) = 10kll(40k+(10kllR_f)) = 8.3kΩ

 Z_{OUT1-2} (between Out1 and Out2) = 40kll(10k+(10kllR_f)) = 11.7k Ω

The -3dB roll off for these measurements is 600kHz

PROPER SELECTION OF EXTERNAL COMPONENTS

Proper selection of external components in applications using integrated power amplifiers is critical to optimize device and system performance. While the LM4890 is tolerant of external component combinations, consideration to component values must be used to maximize overall system quality.

The LM4890 is unity-gain stable which gives the designer maximum system flexibility. The LM4890 should be used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than 1Vrms are available from sources such as audio codecs. Please refer to the section, **Audio Power Amplifier Design**, for a more complete explanation of proper gain selection.

Besides gain, one of the major considerations is the closed-loop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components shown in *Figure 1*. The input coupling capacitor, $C_{\rm IN}$, forms a first order high pass filter which limits low frequency response. This value should be chosen based on needed frequency response for a few distinct reasons.

Selection Of Input Capacitor Size

Large input capacitors are both expensive and space hungry for portable designs. Clearly, a certain sized capacitor is needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 100Hz to 150Hz. Thus, using a large input capacitor may not increase actual system performance.

In addition to system cost and size, click and pop performance is effected by the size of the input coupling capacitor, $C_{\rm IN}.$ A larger input coupling capacitor requires more charge to reach its quiescent DC voltage (nominally $1/2~V_{\rm DD}).$ This charge comes from the output via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on pops can be minimized.

Besides minimizing the input capacitor size, careful consideration should be paid to the bypass capacitor value. Bypass capacitor, C_{BYPASS} , is the most critical component to minimize turn-on pops since it determines how fast the LM4890 turns on. The slower the LM4890's outputs ramp to their quiescent DC voltage (nominally $1/2V_{\text{DD}}$), the smaller the turn-on pop. Choosing C_{BYPASS} equal to $1.0\mu\text{F}$ along with a small value of C_{IN} , (in the range of $0.1\mu\text{F}$ to $0.39\mu\text{F}$), should

produce a virtually clickless and popless shutdown function. While the device will function properly, (no oscillations or motorboating), with C_{BYPASS} equal to $0.1\mu\text{F}$, the device will be much more susceptible to turn-on clicks and pops. Thus, a value of C_{BYPASS} equal to $1.0\mu\text{F}$ is recommended in all but the most cost sensitive designs.

AUDIO POWER AMPLIFIER DESIGN

A 1W/8Ω Audio Amplifier

Given:

A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs Supply Voltage graphs in the **Typical Performance Characteristics** section, the supply rail can be easily found. A second way to determine the minimum supply rail is to calculate the required $V_{\rm opeak}$ using Equation 2 and add the output voltage. Using this method, the minimum supply voltage would be $(V_{\rm opeak} + (V_{\rm OD_{TOP}} + V_{\rm OD_{BOT}}))$, where $V_{\rm OD_{BOT}}$ and $V_{\rm OD_{TOP}}$ are extrapolated from the Dropout Voltage vs Supply Voltage curve in the **Typical Performance Characteristics** section.

$$V_{\text{opeak}} = \sqrt{(2R_{L}P_{0})}$$
 (2)

5V is a standard voltage which in most applications is chosen for the supply rail. Extra supply voltage creates headroom that allows the LM4890 to reproduce peaks in excess of 1W without producing audible distortion. At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the **Power Dissipation** section.

Once the power dissipation equations have been addressed, the required differential gain can be determined from Equation 3.

$$A_{VD} \ge \sqrt{(P_0 R_L)}/(V_{IN}) = V_{orms}/V_{inrms}$$
(3)

$$R_f/R_{IN} = A_{VD}/2$$

From Equation 3, the minimum A_{VD} is 2.83; use $A_{VD} = 3$.

Since the desired input impedance is 20 k Ω , and with an A_{VD} gain of 3, a ratio of 1.5:1 of R_f to R_{IN} results in an allocation of R_{IN} = 20 k Ω and R_f = 30 k Ω . The final design step is to address the bandwidth requirements which must be stated as a pair of –3 dB frequency points. Five times away from a –3 dB point is 0.17 dB down from passband response which is better than the required ±0.25 dB specified.

$$f_L = 100Hz/5 = 20Hz$$

$$f_H = 20kHz * 5 = 100kHz$$

As stated in the **External Components** section, R_{IN} in conjunction with C_{IN} create a highpass filter.

 $C_{IN} \ge 1/(2\pi^*20 \text{ k}\Omega^*20\text{Hz}) = 0.397\mu\text{F}; \text{ use } 0.39\mu\text{F}$

The high frequency pole is determined by the product of the desired frequency pole, f_H , and the differential gain, A_{VD} .

With a $A_{VD}=3$ and $f_H=100 kHz$, the resulting GBWP = 300 kHz which is much smaller than the LM4890 GBWP of 2.5 MHz. This calculation shows that if a designer has a need to design an amplifier with a higher differential gain, the LM4890 can still be used without running into bandwidth limitations.




FIGURE 2. HIGHER GAIN AUDIO AMPLIFIER

The LM4890 is unity-gain stable and requires no external components besides gain-setting resistors, an input coupling capacitor, and proper supply bypassing in the typical application. However, if a closed-loop differential gain of greater than 10 is required, a feedback capacitor (C4) may be needed as shown in **Figure 2** to bandwidth limit the amplifier. This feedback capacitor creates a low pass filter that elimi-

nates possible high frequency oscillations. Care should be taken when calculating the -3dB frequency in that an incorrect combination of R_3 and C_4 will cause rolloff before 20kHz. A typical combination of feedback resistor and capacitor that will not produce audio band high frequency rolloff is $\mathsf{R}_3=20k\Omega$ and $\mathsf{C}_4=25\text{pf}$. These components result in a -3dB point of approximately 320 kHz.




FIGURE 3. DIFFERENTIAL AMPLIFIER CONFIGURATION FOR LM4890





FIGURE 4. REFERENCE DESIGN BOARD and LAYOUT - micro SMD


LM4890 micro SMD BOARD ARTWORK

Silk Screen




20019257

Bottom Layer




20019259

Inner Layer Ground




Top Layer



20019258

Inner Layer $V_{\rm DD}$



20019260





FIGURE 5. REFERENCE DESIGN BOARD and PCB LAYOUT GUIDELINES - MSOP & SO Boards


LM4890 SO DEMO BOARD ARTWORK

Silk Screen




20019262

Top Layer




20019263

Bottom Layer




LM4890 MSOP DEMO BOARD ARTWORK

Silk Screen




20019265

Top Layer



20019266

Bottom Layer



20019267

Mono LM4890 Reference Design Boards Bill of Material for all 3 Demo Boards

Item	Part Number	Part Description	Qty	Ref Designator
1	551011208-001	LM4890 Mono Reference Design Board	1	
10	482911183-001	LM4890 Audio AMP	1	U1
20	151911207-001	Tant Cap 1uF 16V 10	1	C1
21	151911207-002	Cer Cap 0.39uF 50V Z5U 20% 1210	1	C2
25	152911207-001	Tant Cap 1uF 16V 10	1	C3
30	472911207-001	Res 20K Ohm 1/10W 5	3	R1, R2, R3
35	210007039-002	Jumper Header Vertical Mount 2X1 0.100	2	J1, J2

PCB LAYOUT GUIDELINES

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

GENERAL MIXED SIGNAL LAYOUT RECOMMENDATIONS

Power and Ground Circuits

For 2 layer mixed signal design, it is important to isolate the digital power and ground trace paths from the analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy chaining traces together in a serial manner) can have a major impact on low level signal performance. Star trace routing refers to using individual traces to feed power and ground to each circuit or even device. This technique will require a greater amount of design time but will not increase the final price of the board. The only extra parts required will be some jumpers.

Single-Point Power / Ground Connections

The analog power traces should be connected to the digital traces through a single point (link). A "Pi-filter" can be helpful in minimizing High Frequency noise coupling between the analog and digital sections. It is further recommended to put digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.


Placement of Digital and Analog Components

All digital components and high-speed digital signals traces should be located as far away as possible from analog components and circuit traces.

Avoiding Typical Design / Layout Problems

Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.


Physical Dimensions inches (millimeters) unless otherwise noted




Note: Unless otherwise specified.

- 1. Epoxy coating.
- 2. 63Sn/37Pb eutectic bump.
- 3. Recommend non-solder mask defined landing pad.
- 4. Pin 1 is established by lower left corner with respect to text orientation pins are numbered counterclockwise.
- 5. Reference JEDEC registration MO-211, variation BC.


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)






MSOP Order Number LM4890MM NS Package Number MUA08A


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)






SO Order Number LM4890M NS Package Number M08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LLP Order Number LM4890LD NS Package Number LDA10B



Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.con

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560