ICS83026I

Low Skew, 1-to-2, Differential-to-LVCMOS/LVTTL Fanout Buffer

DATA SHEET

General Description




The ICS83026I is a low skew, 1-to-2 Differential-to-LVCMOS/LVTTL Fanout Buffer and a member of the HiPerClockS[™] family of High Performance Clock Solutions from IDT.The differential input can accept most differential signal types (LVDS, LVHSTL,

LVPECL, SSTL, and HCSL) and translate to two single-ended LVCMOS/LVTTL outputs with a maximum output skew of 20ps. The small 8-lead SOIC footprint makes this device ideal for use in applications with limited board space.


Features

- Two LVCMOS/LVTTL outputs
- Differential CLK/nCLK input pair
- CLK/nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency: 350MHz (typical)
- Output skew: 20ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Additive phase jitter, RMS: 0.092ps (typical)
- Small 8 lead SOIC package saves board space
- Full 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

Block Diagram



Pin Assignment



ICS83026I

8-Lead SOIC, 150Mil 3.9mm x 4.9mm x 1.375mm package body M Package Top View

Number	Name	T	уре	Description
1, 4	nc	Unused		No connect.
2	CLK	Input	Pulldown	Non-inverting differential clock input.
3	nCLK	Input	Pullup	Inverting differential clock input.
5	GND	Power		Power supply ground.
6	Q1	Output		Single-ended clock output. LVCMOS/LVTTL interface levels.
7	Q0	Output		Single-ended clock output. LVCMOS/LVTTL interface levels.
8	V _{DD}	Power		Positive supply pin.

Table 1. Pin Descriptions

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
C _{PD}	Power Dissipation Capacitance (per output)	V _{DD} = 3.6V		23		pF
R _{OUT}	Output Impedance		5	7	12	Ω

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to V _{DD} + 0.5V
Outputs, V _O	-0.5V to V _{DD} + 0.5V
Package Thermal Impedance, θ_{JA}	112.7°C/W (0 lfpm)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 3A. Power Supply DC Characteristics, V_{DD} = $3.3V \pm 0.3V,$ T_{A} = -40°C to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.0	3.3	3.6	V
I _{DD}	Power Supply Current				35	mA

Table 3B. LVCMOS/LVTTL DC Characteristics, V_{DD} = 3.3V ± 0.3V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1	V _{DD} = 3.6V	2.6			V
V _{OL}	Output Low Voltage; NOTE 1	V _{DD} = 3.6V or 2.625V			0.5	V

NOTE 1: Outputs terminated with 50Ω to V_{DD}/2. See Parameter Measurement Information, Output Load Test Circuit Diagrams.

Table 3C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 0.3V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I	Input High Current	nCLK	$V_{IN} = V_{DD} = 3.6V$			5	μA
ΙΗ	Input High Current	CLK	$V_{IN} = V_{DD} = 3.6V$			150	μA
	Input Low Current	nCLK	V _{IN} = 0V, V _{DD} = 3.6V	-150			μA
IIL	Input Low Current	CLK	V _{IN} = 0V, V _{DD} = 3.6V	-5			μA
V _{PP}	Peak-to-Peak Input V NOTE 1	oltage;		0.15		1.3	V
V _{CMR}	Common Mode Input NOTE 1, 2	Voltage;		GND + 0.5		V _{DD} – 0.85	V

NOTE 1: V_{IL} should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as VIH.

AC Electrical Characteristics

Table 4. AC Characteristics, V_{DD} = 3.3V \pm 0.3V, T_{A} = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency			350		MHz
t _{PD}	Propagation Delay, NOTE 1	$f \leq 350 \text{MHz}$	1.7	2.1	2.5	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 4			5	20	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 4				600	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	125MHz, Integration Range (12kHz – 20MHz)		0.092		ps
t _R / t _F	Output Rise/Fall Time	0.8V to 2V	150	300	450	ps
odc	Output Duty Cycle		40	50	60	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at $f_{\mbox{MAX}}$ unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output at V_{DD}/2.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DD}/2.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V_{DD}/2.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Additive Phase Jitter


The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


Parameter Measurement Information




3.3V Core/3.3V LVCMOS Output Load AC Test Circuit




Output Skew




Output Duty Cycle/Pulse Width/Period



Differential Input Level




Part-to-Part Skew



Output Rise/Fall Time

Parameter Measurement Information, continued



Propagation Delay

Application Information

Wiring the Differential Input to Accept Single Ended Levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{DD} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.




Figure 1. Single-Ended Signal Driving Differential Input

Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 2A to 2F* show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.




Figure 2A. HiPerClockS CLK/nCLK Input Driven by an IDT Open Emitter HiPerClockS LVHSTL Driver




Figure 2C. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2E. HiPerClockS CLK/nCLK Input Driven by a 3.3V HCSL Driver

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2B. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 2F. HiPerClockS CLK/nCLK Input Driven by a 2.5V SSTL Driver

Reliability Information

Table 5. θ_{JA} vs. Air Flow Table for an 8 Lead SOIC


θ_{JA} by Velocity					
Linear Feet per Minute	0	200	500		
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W		

Transistor Count

The transistor count for ICS83026I is: 416 Pin-to-pin compatible with the MC100EPT26

Package Outline and Package Dimensions

Package Outline - M Suffix for 8 Lead SOIC






Table 6. Package Dimensions

All Din	nensions in Mi	illimeters
Symbol	Minimum	Maximum
Ν	1	8
Α	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27	Basic
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012

Ordering Information

Table 7. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83026AMI	83026AMI	8 Lead SOIC	Tube	-40°C to 85°C
83026AMIT	83026AMI	8 Lead SOIC	2500 Tape & Reel	-40°C to 85°C
83026AMILF	83026AIL	"Lead-Free" 8 Lead SOIC	Tube	-40°C to 85°C
83026AMILFT	83026AIL	"Lead-Free" 8 Lead SOIC	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Revision History Sheet

Rev	Table	Page	Description of Change	Date
А		1	Revised General Description.	8/9/02
В	T2 T7	1 2 6 - 7 11	Features Section - added Lead-Free bullet. Pin Characteristics Table - changed C_{IN} 4pF max. to 4pF typical. Added 5 Ω min. and 12 Ω max. to R_{OUT} row. Added Application Information section. Added Lead-Free part number to Ordering Information Table.	11/9/04
С	T3C T4	1 1 3 4 5 8	Features Section - added Additive Phase Jitter bullet. Pin Assignment - corrected package dimensions. Differential DC Characteristics Table - updated NOTES. AC Characteristics Tables - added Additive Phase Jitter row. Added Additive Phase Jitter Plot. Updated <i>Differential Clock Input Interface.</i> Converted datasheet format.	8/26/09

6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

Technical Support

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described networks are determined in the independent state and are not subject to change without notice. Performance specifications of products are determined in the independent state and are not subject to change without notice. Performance specifications and the operating parameters of the described networks or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2009. All rights reserved.

