


Smart High-Side Power Switch Two Channels: $2 \times 30 \text{m}\Omega$ Current Sense



Product Summary

Operating Voltage	$V_{bb(on)}$	5.034V		
	Active channels	one	two parallel	
On-state Resistance	R _{oN}	$30 m\Omega$	15m Ω	
Nominal load current	$I_{L(NOM)}$	5.5A	8.5A	
Current limitation	I _{L(SCr)}	24A	24A	

Package



General Description

- N channel vertical power MOSFET with charge pump, ground referenced CMOS compatible input, diagnostic feedback and proportional load current sense monolithically integrated in Smart SIPMOS[®] technology.
- Providing embedded protective functions

Applications

- μC compatible high-side power switch with diagnostic feedback for 12V and 24V grounded loads
- All types of resistive, inductive and capacitive loads
- Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits

Basic Functions


- CMOS compatible input
- Undervoltage and overvoltage shutdown with auto-restart and hysteresis
- Fast demagnetization of inductive loads
- Logic ground independent from load ground

Protection Functions

- Short circuit protection
- Overload protection
- Current limitation
- Thermal shutdown
- Overvoltage protection (including load dump) with external resistor
- Reverse battery protection with external resistor
- Loss of ground and loss of V_{bb} protection
- Electrostatic discharge protection (ESD)


Diagnostic Functions

- Proportinal load current sense
- · Diagnostic feedback with open drain output
- Open load detection in OFF-state with external resistor
- Feedback of thermal shutdown in ON-state





Functional diagram



Pin Definitions and Functions

Pin	Symbol	Function
1,10,	V _{bb}	Positive power supply voltage. Design the
11,12,	~~	wiring for the simultaneous max. short circuit
15,16,		currents from channel 1 to 2 and also for low
19,20		thermal resistance
3	IN1	Input 1,2, activates channel 1,2 in case of
7	IN2	logic high signal
17,18	OUT1	Output 1,2, protected high-side power output
13,14	OUT2	of channel 1,2. Both pins of each output have
		to be connected in parallel for operation
		according ths spec (e.g. k _{iiis}). Design the wiring
		for the max. short circuit current
4	ST1	Diagnostic feedback 1,2 of channel 1,2,
8	ST2	open drain, invers to input level
2	GND1	Ground 1 of chip 1 (channel 1)
6	GND2	Ground 2 of chip 2 (channel 2)
5	IS1	Sense current output 1,2; proportional to the
9	IS2	load current, zero in the case of current
		limitation of the load current

Pin configuration

(top view)				
V_{bb}	1 •	20	V_{bb}	
GND1	2	19	V_{bb}	
IN1	3	18	OUT1	
ST1	4	17	OUT1	
IS1	5	16	V_{bb}	
GND2	6	15	V_{bb}	
IN2	7	14	OUT2	
ST2	8	13	OUT2	
IS2	9	12	V_{bb}	
V_{bb}	10	11	V_{bb}	



Maximum Ratings at $T_j = 25^{\circ}$ C unless otherwise specified

Parameter	Symbol	Values	Unit
Supply voltage (overvoltage protection see page 5)	$V_{ m bb}$	43	V
Supply voltage for full short circuit protection $\Gamma_{j,\text{start}} = -40 \dots + 150^{\circ}\text{C}$	$V_{ m bb}$	34	V
oad current (Short-circuit current, see page 5)	<i>I</i> L	self-limited	Α
.oad dump protection ¹⁾ $V_{\text{LoadDump}} = V_{\text{A}} + V_{\text{S}}, \ V_{\text{A}} = 13.5 \text{ V}$ $R_{\text{I}}^{(2)} = 2 \ \Omega, \ t_{\text{d}} = 200 \ \text{ms}; \ \text{IN} = \text{low or high,}$ each channel loaded with $R_{\text{L}} = 7.0 \ \Omega,$	V _{Load dump} ³⁾	60	V
Operating temperature range Storage temperature range	$egin{array}{c} T_{ m j} \ T_{ m stg} \end{array}$	-40+150 -55+150	°C
Power dissipation (DC) ⁴⁾ $T_a = 25^{\circ}\text{C}$: (all channels active) $T_a = 85^{\circ}\text{C}$:	P _{tot}	3.8 2.0	W
Aximal switchable inductance, single pulse $V_{bb} = 12V$, $T_{j,start} = 150^{\circ}C^{4}$,			
$I_{\rm L}$ = 5.5 A, $E_{\rm AS}$ = 370 mJ, 0 Ω one channel: $I_{\rm L}$ = 8.5 A, $E_{\rm AS}$ = 790 mJ, 0 Ω two parallel channels: see diagrams on page 10	Z _L	18 16	mH
Electrostatic discharge capability (ESD) IN: (Human Body Model) ST, IS: out to all other pins shorted: acc. MIL-STD883D, method 3015.7 and ESD assn. std. S5.1-1993 R=1.5k Ω ; C=100pF	V _{ESD}	1.0 4.0 8.0	kV
nput voltage (DC)	V _{IN}	-10 +16	V
Current through input pin (DC) Current through status pin (DC) Current through current sense pin (DC) see internal circuit diagram page 9	I _{IN} I _{ST} I _{IS}	±2.0 ±5.0 ±14	mA

Thermal Characteristics

Parameter and Conditions		Symbol	Values			Unit
			min	typ	Max	
hermal resistance junction - soldering point ^{4),5)}	each channel:	R _{thjs}			12	K/W
junction - ambient ⁴⁾	one channel active: all channels active:	R _{thja}	 	40 33	 	

Data Sheet 3 V1.0, 2007-05-13

⁾ Supply voltages higher than V_{bb(AZ)} require an external current limit for the GND and status pins (a 150Ω resistor for the GND connection is recommended.

 $R_{\rm I}$ = internal resistance of the load dump test pulse generator

⁾ V_{Load dump} is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839

Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V_{bb}



	min	typ	max	
$ R_{ON} $		27	30	mΩ
		54	60	
		14	15	
			10	
Varian		50		mV
VON(NL)		30		1110
/ (NOM)	4.9	5.5		A
	7.8	8.5		
I _{L(GNDhigh)}			8	mA
t _{on}	25	70	150	μs
	25	80	200	
d V/dt _{on}	0.1		1	V/µs
				·
-d V/dt _{off}	0.1		1	V/µs
$V_{\rm bb(on)}$	5.0		34	V
 ` ' 	3.2		5.0	V
V _{bb(u rst)}		4.5	5.5 6.0	٧
$V_{ m bb(ucp)}$		4.7	6.5 7.0	V
$\Delta V_{ m bb(under)}$		0.5		V
V _{bb(over)}	34		43	V
	$t_{ m on}$ $t_{ m off}$ $dV/dt_{ m on}$ $-dV/dt_{ m off}$ $V_{ m bb(on)}$ $V_{ m bb(under)}$ $V_{ m bb(urst)}$ $V_{ m bb(ucp)}$	$V_{\rm ON(NL)}$ $I_{\rm L(NOM)}$ 4.9 7.8 $I_{\rm L(GNDhigh)}$ $t_{\rm on}$ 25 $t_{\rm off}$ 25 $dV/{\rm d}t_{\rm on}$ 0.1 $-dV/{\rm d}t_{\rm off}$ 0.1 $V_{\rm bb(on)}$ 5.0 $V_{\rm bb(under)}$ 3.2 $V_{\rm bb(urst)}$ $V_{\rm bb(ucp)}$	54	SA 60 14 15

⁶⁾ Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V_{bb} connection. PCB is vertical without blown air. See page 15

Data Sheet 4 V1.0, 2007-05-13

⁷⁾ not subject to production test, specified by design

⁸⁾ See timing diagram on page 11.

⁹⁾ At supply voltage increase up to V_{bb} = 4.7 V typ without charge pump, $V_{OUT} \approx V_{bb}$ - 2 V



Parameter and Conditions, each	Parameter and Conditions, each of the two channels			Values		Unit
at T_j = -40+150°C, V_{bb} = 12 V unless	otherwise specified		min	typ	max	
Overvoltage hysteresis		$\Delta V_{ m bb(over)}$		1		V
Overvoltage protection ¹⁰⁾ lbb=40 mA	T_{j} =-40: T_{j} =+25+150°C:	$V_{ m bb(AZ)}$	41 43	 47	 52	٧
Standby current ¹¹⁾	$T_{\rm j}$ =-40°C25°C:	I _{bb(off)}		8	30	μΑ
$V_{IN} = 0;$	$T_{\rm j} = 150^{\circ}{\rm C}$:			24	50	
Leakage output current (included VIN = 0	in I _{bb(off)})	I _{L(off)}			20	μΑ
Operating current ¹²⁾ , $V_{IN} = 5V$,						
$I_{\text{GND}} = I_{\text{GND1}} + I_{\text{GND2}},$	one channel on: two channels on:	I _{GND}		1.2 2.4	3 6	mA
Protection Functions ¹³⁾ Current limit, (see timing diagrams, p	 page 12)					
Current limit, (see timing diagrams, p	,	,	48	56	0.5	Α
	$T_j = -40^{\circ}\text{C}$:	I _{L(lim)}	40	50 50	65 58	A
	<i>T</i> _j =25°C: <i>T</i> _i =+150°C:		31	37	45	
Repetitive short circuit current lin	· · · · · · · · · · · · · · · · · · ·		01	- 07	70	
•	each channel	1, 100		24		Α
$T_{\rm j} = T_{\rm jt}$	parallel channels	/L(SCr)		24		^
(see timing diagrams, page 12)	parallel Charlileis					
Initial short circuit shutdown time		t		2.0		ms
	, ,	toff(SC)		2.0		1115
Output clamp (inductive load swi	diagrams on page 12)					
at $VON(CL) = Vbb - VOUT$, $I_L = 40 \text{ mA}$		$V_{\rm ON(CL)}$	41			V
SIN(SE) 155 1551, 12 15 1111	$T_i = 25^{\circ}\text{C}150^{\circ}\text{C}$:	JIV(OL)	43	47	52	-
Thermal overload trip temperatur	<u> </u>	T_{jt}	150			°C
	1 ,	ı				

Data Sheet 5 V1.0, 2007-05-13

Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins (a 150 Ω resistor in the GND connection is recommended). See also $V_{ON(CL)}$ in table of protection functions and circuit diagram page 9.

¹¹⁾ Measured with load; for the whole device; all channels off

¹²⁾ Add I_{ST} , if $I_{ST} > 0$

Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

¹⁴⁾ If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest V_{ON(CL)}

Unit

values



	y			'	•
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	max	
Reverse Battery					
Reverse battery voltage ¹⁵)	-V _{bb}			32	V
Drain-source diode voltage ($V_{out} > V_{bb}$) $I_L = -4.0 \text{ A}, T_j = +150^{\circ}\text{C}$	-V _{ON}		600		mV
Diagnostic Characteristics					
Current sense ratio ¹⁶⁾ , static on-condition,					
$V_{IS} = 05 \text{ V}, V_{bb(on)} = 6.5^{17})27\text{V},$ $k_{ILIS} = I_L / I_{IS}$ $T_j = -40^{\circ}\text{C}, I_L = 5 \text{ A}:$ $T_{j=} -40^{\circ}\text{C}, I_L = 0.5 \text{ A}:$	k _{iLiS}	4350 3100	4800 4800	5800 7800	
T_{j} = 25+150°C, I_{L} = 5 A: T_{j} = 25+150°C, I_{L} = 0.5 A:		4350 3800	4800 4800	5350 6300	
Current sense output voltage limitation $T_j = -40 \dots + 150$ °C $I_{ S } = 0$, $I_{ C } = 5$ A:	$V_{IS(lim)}$	5.4	6.1	6.9	V
Current sense leakage/offset current					
$T_j = -40 \dots + 150^{\circ}C$ $V_{ N}=0, V_{ S}=0, I_{L}=0$:	I _{IS(LL)}	0		1	μA
$V_{IN}=5 \text{ V}, V_{IS}=0, I_{L}=0$:	I _{IS(LH)}	0		15	
$V_{IN}=5 \text{ V}, V_{IS}=0, V_{OUT}=0 \text{ (short circuit)}$	I _{IS(SH)} 18)	0		10	
Current sense settling time to $I_{IS \text{ static}} \pm 10\%$ after positive input slope ¹⁸), $I_{L} = 0$ 5 A	t _{son(IS)}			300	μs
Current sense settling time to 10% of I_{IS} static after negative input slope ¹⁸⁾ , $I_{L} = 5$ 0 A	t _{soff(IS)}		30	100	μs
Current sense rise time (60% to 90%) after change of load current ¹⁸) $I_L = 2.5$ 5 A	t _{slc(IS)}		10		μs
Open load detection voltage ¹⁹⁾ (off-condition)	V _{OUT(OL)}	2	3	4	V
Internal output pull down (pin 17,18 to 2 resp. 13,14 to 6), VOUT=5 V	Ro	5	15	40	kΩ

Parameter and Conditions, each of the two channels | Symbol |

Data Sheet 6 V1.0, 2007-05-13

Requires a 150 Ω resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Power dissipation is higher compared to normal operating conditions due to the voltage drop across the drain-source diode. The temperature protection is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 3 and circuit page 9).

This range for the current sense ratio refers to all devices. The accuracy of the $k_{\text{\tiny ILIS}}$ can be raised at least by a factor of two by matching the value of $k_{\text{\tiny ILIS}}$ for every single device.

In the case of current limitation the sense current l_{IS} is zero and the diagnostic feedback potential V_{ST} is High. See figure 2c, page 12.

¹⁷⁾ Valid if $V_{\rm bb(u\ rst)}$ was exceeded before.

¹⁸⁾ not subject to production test, specified by design

¹⁹⁾ External pull up resistor required for open load detection in off state



Parameter and Conditions, each of the two channels	Symbol		Values	}	Unit
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	max	

Input and Status Feedback²⁰⁾

R_{l}	3.0	4.5	7.0	kΩ
$V_{\text{IN(T+)}}$			3.5	V
$V_{\text{IN(T-)}}$	1.5			V
$\Delta V_{\text{IN(T)}}$		0.5		V
I _{IN(off)}	1		50	μΑ
I _{IN(on)}	20	50	90	μA
t _{d(ST OL3)}		400		μs
$t_{ m don(ST)}$		13		μs
t _{doff(ST)}		1		μs
V _{ST(high)}	5.4	6.1	6.9	V
V _{ST(low)}			0.4 0.7	
I _{ST(high)}			2	μΑ
	$V_{\rm IN(T+)}$ $V_{\rm IN(T-)}$ $\Delta V_{\rm IN(T)}$ $J_{\rm IN(off)}$ $J_{\rm IN(on)}$ $t_{\rm don(ST)}$ $t_{\rm doff(ST)}$ $V_{\rm ST(high)}$ $V_{\rm ST(low)}$	V _{IN(T+)} V _{IN(T-)} 1.5 Δ V _{IN(T)} I _{IN(off)} 1 I _{IN(on)} 20 t _{d(ST OL3)} t _{don(ST)} t _{doff(ST)} V _{ST(high)} 5.4 V _{ST(low)}	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{IN(T+)} 3.5 V _{IN(T-)} 1.5 Δ V _{IN(T)} 0.5 I _{IN(off)} 1 50 I _{IN(on)} 20 50 90 t _{d(ST OL3)} 400 t _{don(ST)} 13 t _{doff(ST)} 1 V _{ST(high)} 5.4 6.1 6.9 V _{ST(low)} 0.4 0.7

Data Sheet 7 V1.0, 2007-05-13

 $^{^{20)}\,}$ If ground resistors $R_{\mbox{\footnotesize GND}}$ are used, add the voltage drop across these resistors.



Truth Table

	Input 1	Output 1	Status 1	Current Sense 1
	Input 2	Output 2	Status 2	Current Sense 2
	level	level	level	l _{IS}
Normal	L	L	Н	0
operation	Н	Н	L	nominal
Current-	L	L	Н	0
limitation	Н	Н	Н	0
Short circuit to	L	L	Н	0
GND	Н	L ²¹)	н	0
Over-	L	L	Н	0
temperature	Н	L	Н	0
Short circuit to	L	Н	L ²²)	0
V _{bb}	Н	Н	L	<nominal <sup="">23)</nominal>
Open load	L	L ²⁴)	H (L ²⁵⁾)	0
	Н	H	`L ´	0
Undervoltage	L	L	Н	0
	Н	L	L	0
Overvoltage	L	L	Н	0
	Н	L	L	0
Negative output voltage clamp	L	L	Н	0


L = "Low" Level

X = don't care

Z = high impedance, potential depends on external circuit

H = "High" Level Status signal after the time delay shown in the diagrams (see fig 5. page 13) Parallel switching of channel 1 and 2 is possible by connecting the inputs and outputs in parallel. The status outputs ST1 and ST2 have to be configured as a 'Wired OR' function with a single pull-up resistor. The current sense outputs IS1 and IS2 have to be connected with a single pull-down resistor.

Terms



Leadframe (V_{bb}) is connected to pin 1,10,11,12,15,16,19,20

External R_{GND} optional; two resistors R_{GND1}, R_{GND2} = 150 Ω or a single resistor R_{GND} = 75 Ω for reverse battery protection up to the max. operating voltage.

Data Sheet 8 V1.0, 2007-05-13

The voltage drop over the power transistor is V_{bb} - V_{OUT} > 3V typ. Under this condition the sense current I_{IS} is zero


An external short of output to V_{bb} , in the off state, causes an internal current from output to ground. If R_{GND} is used, an offset voltage at the GND and ST pins will occur and the $V_{ST\ low}$ signal may be errorious.

Low ohmic short to $V_{\rm bb}$ may reduce the output current $I_{\rm L}$ and therefore also the sense current $I_{\rm lS}$.

²⁴⁾ Power Transistor off, high impedance




Input circuit (ESD protection), IN1 or IN2




The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Status output, ST1 or ST2




ESD-Zener diode: 6.1 V typ., max 5.0 mA; R_{ST(ON)} < 375 Ω at 1.6 mA. The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Current sense output




ESD-Zener diode: 6.1 V typ., max 14 mA; $R_{\rm IS}$ = 1 k Ω nominal

Inductive and overvoltage output clamp, OUT1 or OUT2



 V_{ON} clamped to $V_{ON(CL)} = 47 \text{ V typ.}$

Overvoltage and reverse batt. protection




 V_{Z1} = 6.1 V typ., V_{Z2} = 47 V typ., R_{GND} = 150 Ω, R_{ST} =15kΩ, R_{I} =4.5kΩ typ., R_{IS} =1kΩ, R_{V} =15kΩ, In case of reverse battery the current has to be limited by the load. Temperature protection is not active

Open-load detection OUT1 or OUT2

OFF-state diagnostic condition:


 $V_{\text{OUT}} > 3 \text{ V typ.}$; IN low



Data Sheet 9 V1.0, 2007-05-13




GIAD GISCOIIIIECE




Any kind of load. In case of IN = high is $V_{OUT} \approx V_{IN} - V_{IN}(T_+)$. Due to $V_{GND} > 0$, no $V_{ST} = low$ signal available.

GND disconnect with GND pull up



Any kind of load. If $V_{GND} > V_{IN} - V_{IN(T+)}$ device stays off Due to $V_{GND} > 0$, no $V_{ST} =$ low signal available.


V_{bb} disconnect with energized inductive load



For inductive load currents up to the limits defined by Z_{L} (max. ratings and diagram on page 10) each switch is protected against loss of V_{bb} .

Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load all the load current flows through the GND connection.

mudelive load switch-on energy dissipation



Energy stored in load inductance:

$$E_L = \frac{1}{2} \cdot L \cdot I_L^2$$

While demagnetizing load inductance, the energy dissipated in PROFET is


$$E_{AS} = E_{bb} + E_L - E_R = V_{ON(CL)} \cdot i_L(t) dt$$

with an approximate solution for $R_L > 0 \Omega$:

$$E_{AS} = \frac{I_L \cdot L}{2 \cdot R_L} \left(V_{bb} + |V_{OUT(CL)}| \right) \ln \left(1 + \frac{I_L \cdot R_L}{|V_{OUT(CL)}|} \right)$$

Maximum allowable load inductance for a single switch off (one channel)⁴⁾

$$L = f(I_L)$$
; $T_{i,start} = 150^{\circ}C$, $V_{bb} = 12 \text{ V}$, $R_L = 0 \Omega$






Timing diagrams

Both channels are symmetric and consequently the diagrams are valid for channel 1 and channel 2

Figure 1a: Switching a resistive load, change of load current in on-condition:



The sense signal is not valid during settling time after turn or change of load current.

Figure 1b: V_{bb} turn on:

IN1

Vout1

Vout2

ST1 open drain

ST2 open drain

t

proper turn on under all conditions

Figure 2a: Switching a resistive load, turn-on/off time and slew rate definition:





Figure 2b: Switching a lamp:



Data Sheet 11 V1.0, 2007-05-13



Figure 2c: Switching a lamp with current limit:






Figure 2d: Switching an inductive load




*) if the time constant of load is too large, open-load-status may

Figure 3a: Turn on into short circuit: shut down by overtemperature, restart by cooling



Heating up of the chip may require several milliseconds, depending on external conditions

Figure 3b: Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2)



ST1 and ST2 have to be configured as a 'Wired OR' function ST1/2 with a single pull-up resistor

Data Sheet 12 V1.0, 2007-05-13



Figure 4a: Overtemperature: Reset if $T_j < T_{jt}$




Figure 5a: Open load: detection (with REXT), turn on/off to open load




Figure 6a: Undervoltage:





Figure 6b: Undervoltage restart of charge pump



charge pump starts at $V_{\rm bb(ucp)}$ =4.7 V typ.



Figure 7a: Overvoltage:





Figure 8a: Current sense versus load current²⁶::



This range for the current sense ratio refers to all devices. The accuracy of the $k_{\rm min}$ can be raised at

Figure 8b: Current sense ratio:





Figure 9a: Output voltage drop versus load current:



Data Sheet 14 V1.0, 2007-05-13



Package Outlines




Figure 1 PG-DSO-20 (Plastic Dual Small Outline Package) (RoHS-compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pbfree finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Please specify the package needed (e.g. green package) when placing an order



Revision History

Version	Date	Changes
1.0	2007-05-13	Creation of the green datasheet.

Data Sheet 18 V1.0, 2007-05-13

Edition 2007-05-13

Published by Infineon Technologies AG 81726 Munich, Germany © Infineon Technologies AG 5/13/07. All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.