

LC²MOS Analog I/O Port

AD7769*

FEATURES

Two-Channel, 8-Bit 2.5 μs ADC
Two 8-Bit, 2.5 μs DACs with Output Amplifiers
Span and Offset of ADC and DAC
Independently Adjustable
Low Power

APPLICATIONS

Winchester Disk Servo Controllers

Floppy Disk Microstepping
Closed Loop Servo Systems

GENERAL DESCRIPTION

The AD7769 is a complete, two-channel, 8-bit, analog I/O por It has versatile input and output signal conditioning features that make it ideal for use in head-positioning servos in Winches ter disk systems. It is equally suitable for floppy disk microstepping head positioning, other closed loop digital servo systems and general purpose 8-bit data acquisition.


The AD7769 contains a high speed successive approximation ADC, preceded by a two-channel multiplexer and signal conditioning circuits. The input span of the ADC and the offset of the zero point from ground can be independently set by applying ground referenced voltages. The AD7769 also contains two independent, fast settling, 8-bit DACs with output amplifiers. The output span and offset voltage of the DACs can be set independently of those of the ADC. This makes the AD7769 especially useful in disk drives, where only a positive supply rail is available and the ranges of the ADC and DACs must be referenced to some positive voltage less than the supply.

The AD7769 is easily interfaced to a standard 8-bit mpu bus via an 8-bit data port and standard microprocessor control lines.

The AD7769 is fabricated in Linear Compatible CMOS (LC²MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic. The part is available in a 28-pin plastic DIP and 28-terminal PLCC package.

*Covered by U.S. Patent No. 4,990,916.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HICHLIGHTS

1. Two-Channel, 8 Bit Analog 1-0 port on a Single Chip.

The AD7760 contains a two-channel, high speed ADC with input signal conditioning and two, fast settling 8 bit DACs) with output amplifiers, on a single chip.

2. Independent Control of Span and Offset.

The input voltage span of the ADC and the midpoint of the transfer function, the output voltage swing of the two DACs and the half-scale output voltage, can be set independently by applying ground referenced control voltages.

- 3. Dynamic Specifications for DSP Users.
 In addition to the traditional ADC and DAC specifications, the AD7769 is specified with ac parameters including signal-to-noise ratio, distortion and signal bandwidth.
- 4. Fast Microprocessor Interface. The AD7669 has bus interface timing compatible with all modern microprocessors, with bus access and relinquish times less than 65 ns and a Write pulse width less than 90 ns.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

AD7769-SPECIFICATIONS

ADC SPECIFICATIONS $(V_{DD} = +12 \text{ V} \pm 10\%; V_{CC} = +5 \text{ V} \pm 5\%; \text{ AGND [ADC]} = \text{AGND [DAC]} = \text{DGND} = 0 \text{ V}; V_{BIAS} [ADC] = +5 \text{ V}; V_{SWING} [ADC] = +2.5 \text{ V}; f_{CLK} = 5 \text{ MHz external. All specifications } T_{MIN} \text{ to } T_{MAX}^{-1} \text{ unless otherwise noted.})$

Parameter	J Version	A Version	Units	Conditions/Comments
DC ACCURACY				
Resolution	8	*	Bits	
Relative Accuracy	±1	*	LSB max	See Terminology
Differential Nonlinearity	±1	*	LSB max	No Missing Codes. See Terminology.
Bias Offset Error				See Terminology
+25°C	±2.5	*	LSB max	
T _{MIN} to T _{MAX}	±3.0	*	LSB max	
Bias Offset Match			202	Channel A to Channel B
+25°C	±2.5	*	LSB max	Chamber 17 to Chamber 2
T_{MIN} to T_{MAX}	±3.5	*	LSB max	
Plus or Minus Full-Scale Error	-5.5		LSD IIIax	See Terminology
+25°C	±2.0	*	LSB max	See Terminology
	±2.5	*	LSB max	
T _{MIN} to T _{MAX}	12.3		LSD IIIax	Channel A to Channel D
Plus or Minus Full-Scale Match		4	I CD	Channel A to Channel B
/ £25°C	±3.5	*	LSB max	
T_{MIN} to T_{MAX}	\\\\\	*	LSB max	
ADC TO DAC MATCHING	1/-			Channel A/B to V _{OUT} A/B
Bias Offset March	1 (C			V_{BIAS} (DAC) = +5 V, V_{SWING} (DAC) = +2.5 V.
+25°C	±2.5	$\downarrow $ \searrow $/$	LSB-max	TDIAS (DATO) = 10 V, VSWING (DATO) = 12.0 V.
T _{MIN} to T _{MAX}	+25	* \	LSB max	
Plus or Minus Full-Scale Match	ر لمنط. ا	\ \ \	LSD IIIax	\
	11/2	\cup	I CD may	
+25°C	±3.5	[] / \	LSB max	
T_{MIN} to T_{MAX}	±4.0		LSB max	
DYNAMIC PERFORMANCE ²		\ \ \		
Signal-to-Noise Ratio (SNR)	44	*	dB min	$V_{\rm IN} = 100 \text{ kHz Fylll-Scale Sine Wave with } f_{\rm SAMPLING} = 400 \text{ kHz}$
Total Harmonic Distortion (THD)	48	*	dB max	V _{IN} = 100 kHz Full-Scale Sine Wave with f _{SAMPLING} = 400 kHz
Intermodulation Distortion (IMD)	60	*	dB typ	$f_a = 99 \text{ kHz}, f_b = 96.7 \text{ kHz with } f_{\text{SAMPLING}} = 100 \text{ kHz}$
Frequency Response	0.1	*	dB typ	V_{IN} = Full-Scale, dc to 200 kHz Sine Wave
	0.1		ив сур	V _{IN} = 1 un beute, ue to 200 map blite viuve
ANALOG INPUTS				
Input Voltage Ranges, $V_{IN}A$, $V_{IN}B$	$V_{BIAS} - V_{SV}$	_{VING} or 0	V min	Whichever Is the Higher
	$V_{BIAS} + V_{SV}$	_{WING} or 9.8	V max	Whichever Is the Lower
Input Currents, I _{IN} A, I _{IN} B	± 0.4	*	mA max	
ADC REFERENCE INPUTS				
Input Voltage Levels				
V _{BIAS} (ADC)	2/6.8	*	V min/max	With Respect to AGND (ADC). For Specified Performance.
		*		
V _{SWING} (ADC)	2.0/3.0	-	V min/max	With Respect to AGND (ADC). For Specified Performance.
Input Currents				
V _{BIAS} (ADC) Input	±800	*	μA max	
V _{SWING} (ADC) Input	±1	*	μA max	
LOGIC OUTPUTS				
DB0-DB7, INT				
V _{OL} , Output Low Voltage	0.4	*	V max	$I_{SINK} = 1.6 \text{ mA}$
V _{OH} , Output High Voltage	4.0	*	V min	$I_{\text{SOURCE}} = 200 \mu\text{A}$
DB0-DB7	1.0		V 111111	1200KCE - 200 M.
	+10	*	uA may	
Floating State Leakage Current	±10	*	μA max	
Floating State Capacitance ²	10	1 °	pF max	
Output Coding	Offse	t Binary		
POWER REQUIREMENTS				
V _{CC} Range	4.75/5.25	*	V min/V max	For Specified Performance. The Part Will Function with V_{CC} = 5 V $\pm 10\%$ with Degraded Performance.
V Panga	10.8/13.2	*	V min/V max	For Specified Performance
V _{DD} Range	I .	*		
I _{DD} @ +25°C	20	*	mA max	For ADC and DAC: $V_{BIAS} = 5.0 \text{ V}$; $V_{SWING} = 3.0 \text{ V}$; $V_{IN}A$,
$V_{UB}Am V_{IN}B = T_{MIN} \text{ to } T_{MAX}$	22	*	mA max	V_{BIAS} ; DAC Code = FF (Hex); DACA and DACB Load = 5 k Ω to AGND (DAC). Typically I_{DD} = 14 mA.
I _{CC} @ +25°C	5	*	mA max	Logic Inputs = 2.4 V, CLK Input = 0.8 V. Typically I_{CC} =
T_{MIN} to T_{MAX}	6	*	mA max	1.5 mA.
I MIN TO I MAX	9		пил шал	1.0 11111.

¹Temperature range as follows: J Version: 0°C to +70°C; A Version: -40°C to +85°C. ²Sample tested at +25°C to ensure compliance. *Specification same as J Version.

Specifications subject to change without notice.

Parameter	J Version	A Version	Units	Conditions/Comments
STATIC PERFORMANCE				
Resolution	8	*	Bits	
Relative Accuracy	±1	*	LSB max	See Terminology
Differential Nonlinearity	±1	*	LSB max	Guaranteed Monotonic. See Terminology.
	-1		LSD IIIax	
Bias Offset Error		*	I CD	See Terminology
+25°C	±2.0		LSB max	
T_{MIN} to T_{MAX}	±2.5	*	LSB max	
Bias Offset Match				V _{OUT} A to V _{OUT} B
+25°C	±2.5	*	LSB max	
T_{MIN} to T_{MAX}	±3.5	*	LSB max	
Plus or Minus Full-Scale Error				See Terminology
+25°6	±1.5	*	LSB max	
T _{MIN} to T _{MAX}	±2.0	*	LSB max	
Plus or Minus Full-Scale Match				V _{OUT} A to V _{OUT} B
+25°C	±3.5	*	LSB max	VOUT I TO VOUT B
	±4.0	*	LSB max	
T _{MD} to T _{MA} X	-	\		
ADE TO DAC MATCHING	As Per AD		ons	
DYNAMIC PERFORMANCE ²				
Signal-to-Noise Ratio (SNR)	44	<i>[[]</i>	dB min	$V_{OUT} = 20 \text{ kHz } \text{Full-Scale Sine Wave With } f_{SAMPLING} = 400 \text{ kHz}$
	\(\frac{44}{48}\)	[V OUT = 20 KHZ FAIL-Scale Sille Wave With I _{SAMPLING} = 400 KHZ
Total Harmonic Distortion (THD)		[dB mak	V _{OUT} = 20 kHz/Full-Scale Sine Wave With f _{SAMPLING} = 400 kHz
Intermodulation Distortion (IMD)	55	/ /	d⊁B typ/ /	$f = 18.4 \text{ kHz}$, $f_b = 14.5 \text{ kHz}$ with $f_{SAMPLING} = 400 \text{ kHz}$
ANALOG OUTPUTS				
Output Voltage Ranges			/ /	
V _{OUT} A, V _{OUT} B	V _{BIAS} - V _{SV}	unic or 0.5	V min	Whichever Is the Higher
V00111, V001D	$V_{BIAS} + V_{SV}$		V 111111	Whichevy I the my ringher
	V BIAS + VS	WING OI	V max	Whichever Is the Lower
DC Outroot Issuedon	V _{DD} -2.0	*		Winchever is the Edwer
DC Output Impedance	0.5	*	Ωtyp	
Short-Circuit Current	20	*	mA typ	
DAC REFERENCE INPUTS				\sim 1
Input Voltage Levels				7
V _{BIAS} (DAC)	3/6.8	*	V min/max	With Respect to AGND (DAC). For Specified Performance.
V _{SWING} (DAC)	2.0/3.0	*	V min/max	With Respect to AGND (DAC). For Specified Performance.
Input Currents	2.0/0.0		• 111111/111421	With respect to Hart B (BHe). For Specifical Constitution
V _{BIAS} (DAC) Input	±2	*	μA max	
		*	•	
V _{SWING} (DAC) Input	±1		μA max	
AC CHARACTERISTICS ²				
Voltage Output Settling Time	4	*	us max	Settling Time to Within $\pm 1/2$ LSB of Final Value. Typically 2.5 μ
Digital-to-Analog Glitch Impulse	30	*	nV sec typ	See Terminology
Digital Feedthrough	1	*	nV sec typ	See Terminology
	-		n, see typ	
LOGIC INPUTS				
$\overline{\text{CS}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{ADC}}$ /DAC,				
CHA/CHB, DB0-DB7				
Input Low Voltage, V _{INL}	0.8	*	V max	
Input High Voltage, V _{INH}	2.4	*	V min	
Input Leakage Current	±10	*	μA max	
Input Capacitance	10	*	pF max	
CLK				
Input Low Voltage	0.8	*	V max	External Clock. For Internal Clock Operation Connect
	2.4	*	V min	the CLK Pin to V _{DD} .
			-	I THE CLIX I III TO ADD.
Input High Voltage		*		
Input High Voltage Input Leakage Current	±10	*	μA max	
Input High Voltage Input Leakage Current DB0–DB7	±10		μA max	
Input High Voltage Input Leakage Current			μA max	
Input High Voltage Input Leakage Current DB0-DB7	±10 Offset Bina		•	

REV. A -3-

 $^{^1}Temperature$ range as follows: J Version: 0°C to +70°C; A Version: -40°C to +85°C. 2Sample tested at +25°C to ensure compliance.

^{*}Specifications same as J Version.

Specifications subject to change without notice.

$\begin{array}{ll} \textbf{TIMING CHARACTERISTICS}^{1,\ 2} & (v_{\text{CC}} = +5\ \text{V} \pm 5\%; \ v_{\text{DD}} = +12\ \text{V} \pm 10\%; \ \text{AGND [ADC]} = \text{AGND [DAC]} = \text{DGND} = 0\ \text{V}. \\ & \text{For ADC and DAC, } V_{\text{BIAS}} = +5\ \text{V, } V_{\text{SWING}} = +2.5\ \text{V.)} \end{array}$

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Parameter	Label	Limit at +25°C	Limit at T _{MIN} , T _{MAX}	Units	Test Conditions/Comments
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ADC /DAC CONTROL TIMING					
		t ₁	0	0	ns min	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			0	0	ns min	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ADC/DAC to WR Setup Time		0	0	ns	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			0	0	ns min	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	CHA/CHB to WR Setup Time	t ₅	0	0	ns min	
ADC CONVERSION TIMING Using External Clock WR to INT Low Delay Using Internal Clock WR to INT Low Delay Using Internal Clock WR to INT High Plelay t_8 1.9/3.0 1.9/3.0 t_8 1.9/3.0 1.9/3.0 t_9 85 85 t_9 120 120 t_9 12	$\overline{\mathrm{CHA}}/\mathrm{CHB}$ to $\overline{\mathrm{WR}}$ Hold Time	t ₆	0	0	ns min	
Using External Clock \overline{WR} to \overline{DNT} Low Delay t_8 2.6 2.6 μ_S max t_8 Load Circuit of Figure 3, $C_L = 20$ pF t_8 Load Circuit of Figure 3, $C_L = 20$ pF t_8 Load Circuit of Figure 3, $C_L = 20$ pF t_8 max t_8 Load Circuit of Figure 3, t_8 Load Circuit of Figure 1, t_8 Load Circuit of Figure 1, t_8 Load Circuit of Figure 1, t_8 min/min min min min min min min min min min	WR Pulse Width	t ₇	80	80	ns min	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ADC CONVERSION TIMING					
Using Internal Clock	Using External Clock					Load Circuit of Figure 3, C _L = 20 pF
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		t ₈	2.6	2.6	μs max	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$						0 . 2 1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		t ₈			μs min/max	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	/ WR to INT High Delay	t ₉		1	ns max	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		to			ns max	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	WR to Dalta Valid Delay	t ₁₀		0	ns max	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		(t_{10})	\t ₈ +110	t ₈ +110	ns max	Load Circuit of Figure 1, C _L = 100 pF
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ADCREAD TIMING		~ /		_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CS to RD Setup Time	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0/ /	$ 0\rangle$	ns min	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CS to RD Hold Mode	11) d /	0) /	n s min	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RD to Data Valid Delay ³	1 🔍 .	/ 15/65	15/6/5 /	ns min/max	Load Circuit of Figure 1, C _L = 20 pF
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			3 ₀ /10 ₀	30/100 / /	ns min/max	Load Circuit of Figure 1, C ₁ = 100 pF
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		t ₁₄	15/65		ns min/max	Load Circuit of Figure 2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\overline{\mathrm{RD}}$ to $\overline{\mathrm{INT}}$ High Delay	t ₁₅	80	89 /	ns max	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		t ₁₅	110	110		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RD Pulse Width	t ₁₆	t ₁₃	t ₁₃	n s mi n.	Determined by t ₁₃
Data Valid to \overline{WR} Hold Time t_{18} 15 20 t_{18} ns min						
		t ₁₇	65		ns niin	
$\overline{\text{WR}}$ to DAC Output Settling Time t_{19} 4 4 μ s max Load Circuit of Figure 4	Data Valid to WR Hold Time	t ₁₈	15	20	ns min	
	WR to DAC Output Settling Time	t ₁₉	4	4	μs max	Load Circuit of Figure 4

NOTES

Specifications subject to change without notice.




Figure 1. Load Circuits for Data Access Time Test




Figure 3. Load Circuit for RD and WR to INT Delay Test




Figure 2. Load Circuits for Bus Relinquish Time Test

Figure 4. Load Circuit for DAC Settling Time Test

¹See Figures 11, 12 and 13.

 $^{^2}$ Sample tested at $+25^{\circ}$ C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

 $^{^3}t_{10}$ and t_{13} are measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.

⁴t₁₄ is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.

ABSOLUTE MAXIMUM RATINGS*

V_{DD} to AGND or DGND0.3 V, +15 V
V_{CC} to DGND0.3 V, V_{DD} +0.3 V or 7 V
(Whichever is Lower)
AGND to DGND0.3 V, V_{DD} +0.3 V
Digital Inputs to DGND
(Pins 12, 13, 15–18)0.3 V, V _{DD} +0.3 V
Digital Outputs to DGND
(Pins 3–10, 11)
Analog Inputs to AGND -0.3 V , V_{DD} $+0.3 \text{ V}$
Analog Outputs to AGND0.3 V, V _{DD} +0.3 V
Operating Temperature Range
Commercial (J Version)0°C to +70°C
Industrial (A Version)40°C to +85°C

Power Dissipation (Any Package)	
to +75°C	500 mW
Derates Above +75°C by	6 mW/°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering 10 secs)	+300°C

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.


CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7769 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





ORDERING CUIDE									
Model	Temperature Range	Rackage Option*							
AD7769JN AD7769JP AD7769AN AD7769AP	0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C	N-28 P-28A N-28 P-28A							

^{*}N = Plastic DIP; P = Plastic Leaded Chip Carrier.



PIN CONFIGURATIONS





REV. A _5_

PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1	$V_{ m DD}$	+12 V Power Supply. This powers the analog circuitry.
2	V_{CC}	+5 V Power Supply. This powers the logic circuitry.
3–10	DB7-DB0	Input/Output Data Bus. A bidirectional data port from which ADC output data may be read and to which DAC input data may be written. DB7 is the Most Significant Bit.
11	ĪNT	Interrupt Output (active low). \overline{INT} is set high on the falling edge of \overline{RD} or \overline{WR} to the ADC and goes low at the end of a conversion.
12	CLK	Clock input. A clock is required for the ADC. An external TTL-compatible clock may be applied to this input pin. Alternatively, tying this pin to $V_{\rm DD}$ enables the internal clock oscillator. With an external clock, the mark-space ratio can vary from 30/70 to 70/30.
13	СНА/СНВ	Channel A/Channel B Select Input. Selects Channel A or Channel B of the DAC or ADC. Used in conjunction with \overline{WR} , \overline{RD} , \overline{CS} and \overline{ADC}/DAC for read or write operations.
1/4	DEND /	Digital Ground.
15	ADC/DAC	ADC or DA C Sel ect Input. Selects either the ADC or the DAC for read or write operations in enjunction with WR, RD, CS and CHA/CHB.
16	₩R/	Write Input (edge triggered). This is used in conjunction with the \overline{ADC}/DAC , \overline{CHA}/CHB and \overline{CS}
	\longrightarrow / \subseteq	control inputs to start an ADC conversion or write data to the DAC. An ADC conversion starts on the
17		rising edge of WR.
17 18	\overline{RD} \overline{CS}	Read luput (active low). This input must be low to access data from the ADC. Chip Select Input (active low). The device is selected when this input is low.
19	V _{SWING} (ADC)	ADC Reference Input. The voltage applied to this pin with respect to AGND (ADC) sets the in put voltage Full-Scale Range (FSR) of the ADC. $V_{\rm IN}$ (FSR) = 2 $V_{\rm SWING}$ (ADC).
20	AGND (ADC)	ADC Analog Ground.
21	$V_{IN}B$	Analog Input for Channel B. See V _{IN} A description.
22	V_{BIAS} (ADC)	ADC Reference Input. The voltage applied to this pin with respect to AGND (ADC) sets the midpoint of the ADC transfer function.
23	$V_{IN}A$	Analog Input for Channel A. The input voltage range of both ADC channels is given by: $V_{IN} A/B = V_{BIAS} (ADC) \pm V_{SWING} (ADC)$.
24	AGND (DAC)	DAC Analog Ground.
25	V _{SWING} (DAC)	DAC Reference Input. The voltage applied to this pin with respect to AGND (DAC) sets the output voltage Full-Scale Range (FSR) of the DACs. V _{OUT} (FSR) = 2 V _{SWING} (DAC).
26	$V_{OUT}B$	Analog Output Voltage from DAC B. See V _{OUT} A description.
27	V_{BIAS} (DAC)	DAC Reference Input. The voltage applied to this pin with respect to AGND (DAC) sets the midpoint output voltage of the DACs.
28	$V_{OUT}A$	Analog Output Voltage from DAC A. The output voltage range of both DACs is given by: V_{OUT} A/B = V_{BIAS} (DAC) \pm V_{SWING} (DAC).

TERMINOLOGY

Relative Accuracy

For an ADC, Relative Accuracy or endpoint nonlinearity is the maximum deviation, in LSBs, of the ADC's actual code transition points from a straight line drawn between the endpoints of the ADC transfer function, i.e., the 00 to 01 and FE to FF Hex (01111111 to 11111111 Binary) code transitions.

For a DAC, Relative Accuracy or endpoint nonlinearity is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function, i.e., those voltages which correspond to codes 00 and FF Hex.

For the specified input and output ranges, 1 LSB = 19.5 mV, but will vary with V_{SWING} . For both DACs and ADC, 1 LSB = 2 V_{SWING} / 256 = FSR / 256.

Differential Nonlinearity

Differential Nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB max ensures monotonicity (DAC) or no missed codes (ADC).

Bias Offset Error

For an ideal ADC, the output code for an input voltage equal to V_{BIAS} (ADC), should be 80 Hex (10000000 binary). The ADC Bias Offset Error is the difference between the actual midpoint voltage for code 80 Hex and V_{BIAS} (ADC), expressed in LSBs.

For an ideal DAC, the output voltage for code 80 Hex should be equal to $V_{\rm BIAS}$ (DAC). The DAC Bias Offset Error is the difference between the actual output voltage and $V_{\rm BIAS}$ (DAC), expressed in LSBs.

-6- REV. A

Plus and Minus Full-Scale Error

The ADC and DACs in the AD7769 can be considered as devices with bipolar (plus and minus) input ranges, but referred to $V_{\rm BIAS}$ instead of AGND. Plus Full-Scale Error for the ADC is the difference between the actual input voltage at the FE to FF code transition and the ideal input voltage ($V_{\rm BIAS}+V_{\rm SWING}$ –1.5 LSB), expressed in LSBs. Minus Full-Scale Error is similarly specified for the 01 to 00 code transition, relative to the ideal input voltage for this transition ($V_{\rm BIAS}-V_{\rm SWING}$ +0.5 LSB). Plus Full-Scale Error for the DACs is the difference, expressed in LSBs, between the actual output voltage for input code FF and the ideal voltage ($V_{\rm BIAS}+V_{\rm SWING}-1$ LSB). Minus Full-Scale Error is similarly specified for code 00, relative to the ideal output voltage ($V_{\rm BIAS}-V_{\rm SWING}$). Note that Plus and Minus Full-Scale errors for the ADC and the DAC outputs are measured after their respective Bias Offset errors have been adjusted out.

Digital-to-Analog Glitch Impulse

Digital-to-Analog Glitch Impulse is the impulse injected into the analog outputs when the digital inputs change state with either DAC selected. It is normally specified as the area of the glitch in a vive secs and is measured when the digital input code is changed by 1 LSB at the major earry transition.

Digital Feedthrough

Digital Feedthrough is also a measure of the impulse injected into the analog outputs from the digital inputs but is measured when the DACs are not selected. It is essentially feedthrough across the die and package. It is important in the AD7769 since it is a measure of the glitch impulse transferred to the analog outputs when data is read from the ADC register. It is specified in nV secs and is measured with \overline{WR} high and a digital code change from all 0s to all 1s.

Signal-to-Noise Ratio (SNR)

SNR is the measured Signal-to-Noise Ratio at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by

$$SNR = (6.02N + 1.76) dB$$

where N is the number of bits. Thus for an ideal 8-bit converter, $SNR = 49.92 \, dB$.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the fundamental. For the AD7769, Total Harmonic Distortion is defined as

$$20 \log \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2)^{1/2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental and V_2 , V_3 , V_4 , V_5 and V_6 are the rms amplitudes of the individual harmonics.

Intermodulation Distortion (IMD)

With inputs consisting of sine waves at two frequencies, f_a and f_b , any active device with nonlinearities will create distortion products, of order (m+n), at sum and difference frequencies of mf_a+nf_b , where m, n=0, 1, 2, 3... Intermodulation terms are those for which morn is not equal to zero. For example, the second order terms include (f_a+f_b) and (f_a-f_b) and the third order terms include $(2f_a+f_b)$, $(2f_a-f_b)$, (f_a+2f_b) and (f_a-2f_b) .

LOGIC TRUTH TABLE

ADC CHANNEL SELECT AND START CONVERSION

CS	ADC/DAC	СНА/СНВ	WR	RD	DB0-DB7	ĪNT	Comments
0 0 0	0 0 0	X 0 1		Note 1 Note 1 Note 1	Note 1 Note 1 Note 1	1 1 1 0	INT Is Set on Falling Edge of WR. Select ADC Channel A and Start Conversion. Select ADC Channel B and Start Conversion. INT Goes Low at End of Conversion.

READ ADC DATA

CS	ADC/DAC	СНА/СНВ	WR	RD	DB0-DB7	ĪNT	Comments
0	X	X	X		ADC Data	1	$\overline{\text{INT}}$ Is Set High on Falling Edge of $\overline{\text{RD}}$.
0	X	X	X	0	ADC Data	1	ADC Data on Data Bus.
0	X	X	X		High-Z	1	Data Outputs Impedance.

WRITE TO DACA OR DACB

CS	ADC/DAC	CHA/CHB	WR	RD	DB0-DB7	ĪNT	Comments
0	1	0		1	μP Data	N/C	μP Writing Data to DACA.
0	1	1		1	μP Data	N/C	μP Writing Data to DACB.
0	1	0		0	ADC Data	N/C	Data from Last ADC Conversion Will Be Written to DACA.
0	1	1		0	ADC Data	N/C	Data from Last ADC Conversion Will Be Written to DACB.
1	X	X	X	X	High-Z	N/C	No Operation.

NOTES

 ${}^{1}\text{If }\overline{RD}=1$, DB0-DB7 will remain high impedance. If $\overline{RD}=0$, DB0-DB7 will output previous ADC data. The \overline{RD} input should not change during a conversion. ${}^{2}X=Don't$ Care.

REV. A -7-

 $^{^{3}}N/C = No Change.$

CIRCUIT DESCRIPTION

Analog Inputs and Outputs

The AD7769 provides the analog-to-digital and digital-to-analog conversion functions required between the microcontroller and the servo power amplifier in digital servo systems. It is intended primarily for closed loop head positioning in Winchester disk drives but may also be used for microstepping in drives with stepper motor head positioning or other servo applications. The AD7769 contains a high speed, 8-bit, sampling ADC with two input channels and two 8-bit DACs with output buffer amplifiers. A unique feature of the AD7769 is the input and output signal conditioning circuitry which allows the analog input and output voltages to be referred to a point other than analog ground. The input range and offset of the ADC, the output swing and offset of the DACs may be adjusted independently by the application of ground-referenced, positive control voltages, V_{BIAS} (ADC), V_{SWING} (ADC), V_{RIAS} (DAC) and V_{SWING} (DAC). Thus, for example, the peak to-peak output swing of the DACs could be set to 3 V above and 3V below a bias voltage of 5 V. Pigures 5 and 6 show the transfer functions of the ADC and




Figure 5. ADC Transfer Function




Figure 6. DAC Transfer Function

point code of the ADC, 80 Hex (10000000 Binary), occurs at an input voltage equal to $V_{\rm BIAS}$. The input FSR of the ADC is equal to 2 $V_{\rm SWING}$, so that the Plus Full-Scale code transition (FE to FF Hex) occurs at a voltage equal to $V_{\rm BIAS} + V_{\rm SWING} -1.5$ LSBs and the Minus Full-Scale code transition (01 to 00 Hex) occurs at a voltage $V_{\rm BIAS} - V_{\rm SWING} +0.5$ LSBs. The transfer function of the DACs bears a similar relationship to $V_{\rm BIAS}$ and $V_{\rm SWING}$. The DAC output voltage for code 80 Hex (10000000 binary) is equal to $V_{\rm BIAS}$, while FF Hex (11111111 binary) gives an output voltage of $V_{\rm BIAS} + V_{\rm SWING} -1$ LSB (Plus Full-Scale) and 00 Hex gives an output voltage of $V_{\rm BIAS} - V_{\rm SWING}$ (Minus Full-Scale).

The ability to refer input and output signals to some voltage other than ground is of particular importance in disk drive applications. Typically, only +5 V digital and +12 V analog supply voltages are available, and the analog signals are often referred to a voltage around half the analog supply.

Driving the Analog Inputs and Reference Inputs

The analog inputs, $V_{IN}A$ and $V_{IN}B$, must be driven from low output impedance sources, such as from op amps. In addition, V_{RIAS} (ADC) must be driven from a similar type low impedance source (e.g., voltage reference).

Op amps are not required to drive the V_{SWING} (ADC), V_{BIAS} (DAC) and V_{SWING} (DAC) inputs as these are high impedance inputs (200 nA typical input current) that feed into on chip buffer amplifiers. The reference voltages for these inputs can be derived using suitable resistor divider networks.

The analog reference available in the disk drive system can be used to set the bias voltage of the AD7/769 and could also be attenuated to provide the reference for the input and output swing as shown in Figure 7. The same bias voltage would generally (though not necessarily) be used for the ADC and the DACs, though the input and output ranges might be different.




Figure 7. Typical Analog Connections to the AD7769

ADC Conversion Cycle

Figure 8 shows the operating waveforms for a conversion cycle. On the rising edge of \overline{WR} , the conversion cycle starts with the acquisition and tracking of the selected ADC channel, $V_{\rm IN}A$ or $V_{\rm IN}B$. The analog input voltage is held 50 ns (typically) after the fourth falling edge of the input CLK following a conversion start. If $t_{\rm D}$ in Figure 8 is greater than 150 ns, then the falling edge of the input CLK will be seen as the first falling clock edge. If $t_{\rm D}$ is less than 150 ns, the first falling clock edge to be recognized will not occur until one cycle later.




Figure 8. Operating Waveforms Using External Clock

Following the "hold" on the analog input, the MSB decision is made approximately 50 ns after the next falling edge of the input CLK. The succeeding bit decisions are made approximately 50 ns after a CLK edge until conversion is complete. At the end of conversion, the INV line goes low 100 ns (typically) after the LSB decision and the SAR contents are transferred to the output latch. The SAR is then reset in readmess for a new conversion.

Track-and-Hold

The track-and-hold (T/H) amplifier on the analog input to the ADC of the AD7769 allows the ADC to accurately convert an input sine wave of 5 V peak-to-peak amplitude up to a frequency of 200 kHz, the Nyquist frequency of the ADC when operated at its maximum throughput rate of 400 kHz. This maximum rate of conversion includes conversion time and time between conversions. Because the input bandwidth of the track-and-hold is much greater than 200 kHz, the input signal should be band limited to avoid folding unwanted signals into the band of interest.

DAC Outputs

The D/A converter outputs are buffered with on-board, high speed op amps that are capable of driving 5 k Ω and 100 pF loads to AGND (DAC). Each output amplifier settles to within 1/2 LSB of its final output value in typically less than 2.5 μs . See Figures 9 and 10 for waveforms of the typical output settling time performance.

The output noise from the amplifiers with full scale on the DACs is typically 200 μV peak-to-peak.




Figure 9. Positive-Going Settling Time




Figure 10. Negative-Going Settling Time

Internal / External Clock Operation

The AD7769 can be operated on either its own internal clock or with an externally applied clock signal. For internal clock operation the CLK input must be tied to $V_{\rm DD}$. No external components are required. The internal clock typically runs at 5 MHz giving a typical conversion time of 2.5 μ s. For external clock operation the CLK input must be driven with a TTL/ HCMOS compatible input. The mark/space ratio of the clock signal can vary from 30/70 to 70/30. For an input frequency of 5 MHz, the conversion time is 2.5 μ s.

Digital Inputs and Outputs

The AD7769 communicates over a standard, 8 bit microprocessor data bus and is controlled by standard mpu control lines, \overline{CS} , \overline{WR} , \overline{RD} , \overline{INT} , plus two address lines, $\overline{ADC}/\overline{DAC}$ and $\overline{CHA}/\overline{CHB}$, which select the DAC or ADC function and Channel A or Channel B input/output channel. The Chip Select (\overline{CS}) line selects the device, Write (\overline{WR}) is used to initiate ADC conversions or to write data to the DAC, depending on the state of $\overline{ADC}/\overline{DAC}$. \overline{INT} is a status flag that indicates completion of a conversion, while \overline{RD} is used to read ADC output data. The 8-bit data port (DB0-DB7) is a bidirectional port into which data can be written to the two DAC registers, and from which data can be read from the ADC register. ADC output data may also be written directly into either of the DAC registers.

These logical operations are detailed in Table I and in the time ing diagrams, Figures 11 to 13. Figures 12 and 13 show the fairly straightforward operations of reading ADC data and writing data to the DACs, and need little explanation. Figure 11 shows the timing for ADC channel selection and conversion start. This is more complicated as the state of the data outputs during a conversion depends on $\overline{\text{CS}}$ and $\overline{\text{RD}}$.

To initiate a conversion (or any other operation) the device must be selected by taking \overline{CS} low. A conversion is started by taking \overline{WR} low, then high again (conversion starts on rising edge of \overline{WR}). There are three possibilities for the state of the data outputs during the conversion.

- 1. If \overline{RD} is held high, the data outputs will be high impedance throughout the conversion.
- 2. If \overline{RD} and \overline{CS} are both held low until after \overline{INT} goes low, then DB0-DB7 will initially output data from the last conversion. After \overline{INT} goes low the new conversion data will appear on DB0-DB7.

- 3. If \overline{RD} is held low but \overline{CS} is taken high during the conversion, the device will be de-selected and DB0-DB7 will revert to their high impedance state. This will not affect completion of the conversion, but the data cannot be read, or any other operation performed, until \overline{CS} is taken low again.
- 4. Note that the state of $\overline{\text{RD}}$ should not be changed during a conversion.




Figure 11. Timing for ADC Channel Select and Conversion Start





Figure 12. Timing for ADC Data Read



NOTE 1. THE TIME AXIS IS COMPRESSED FOR THIS SECTION OF THE DIAGRAM

Figure 13. Timing for DAC Channel Select and Data Write

DIGITAL SIGNAL PROCESSING APPLICATIONS

In Digital Signal Processing (DSP) application areas like voice recognition, echo cancellation and adaptive filtering, the dynamic characteristics (SNR, Harmonic Distortion, Intermodulation Distortion) of both the ADC and DACs are critical. The AD7769 is specified dynamically as well as with standard dc specifications. Because the track/hold amplifier has a wide bandwidth, an antialiasing filter should be placed on the $V_{\rm IN}A$ and $V_{\rm IN}B$ inputs to avoid aliasing of high frequency noise back into the bands of interest.

The dynamic performance of the ADC is evaluated by applying a sine wave signal of very low distortion to the $V_{\rm IN}A$ or $V_{\rm IN}B$ input which is sampled at a 409.6 kHz sampling rate. A Fast Fourier Transform (FFT) plot or Histogram plot is then generated from which SNR, harmonic distortion and dynamic differential nonlinearity data can be obtained. For the DACs, the codes for an ideal sine wave are stored in PROM and loaded down to the DAC. The output spectrum is analyzed, using a spectrum analyzer to evaluate SNR and harmonic distortion performance. Similarly, for intermodulation distortion, an input teither to VIN or DAC code) consisting of pure sine waves at two frequencies is applied to the AD7769.

Figure 14 shows a 2048 point FFT plot of the ADC with an input signal of 130 kHz. The SNR is 49.2 dB. It can be seen that most of the harmonics are buried in the noise floor. It should be noted that the harmonics are taken into account when calculating the SNR. The relationship between SNR and resolution (N)




Figure 14. ADC FFT Plot

-10- REV. A

This is for an ideal part with no differential or integral linearity errors. These errors will cause a degradation in SNR. By working backwards from the above equation, it is possible to get a measure of ADC performance expressed in effective number of bits (N). The effective number of bits is plotted versus frequency in Figure 15. The effective number of bits typically falls between 7.7 and 7.9, corresponding to SNR Figures 48.1 and 49.7 dB.




Figure 16. DAC Output Spectrum

Histogram Plot

When a sine wave of specified frequency is applied to the $V_{\rm IN}A$ or $V_{\rm IN}B$ input of the AD7769 and several thousand samples are taken, it is possible to plot a histogram showing the frequency of occurrence of each of the 256 ADC codes. If a particular step is wider than the ideal 1 LSB width, then the code associated with that step will accumulate more counts than for the code for an ideal step. Likewise, a step narrower than ideal width will have fewer counts. Missing codes are easily seen because a missing code means zero counts for a particular code. The absence of large spikes in the plot indicates small differential nonlinearity.

Figure 17 shows a histogram plot for the ADC indicating very small differential nonlinearity and no missing codes for an input frequency of 204 kHz. For a sine wave input, a perfect ADC would produce a probability density function described by the equation:

$$p(V) = \frac{1}{\pi (A^2 - V^2)^{1/2}}$$

where A is the peak amplitude of the sine wave and p (V) the probability of occurrence at a voltage V. The histogram plot of Figure 17 corresponds very well with this shape.




Figure 17. ADC Histogram Plot

In digital signal processing applications, where the AD7769 is used to sample ac signals, it is espential that the signal sampling occurs at exactly equal intervals. This minimizes errors due to sampling uncertainty or jitter. A precise timer or clock source, to start the conversion process, is the best method of generating equidistant sampling intervals.

MICROPROCESSOR / MICROCOMPUTER INTERFACING

The AD7769 is designed for easy interfacing to microprocessors and microcomputers as a memory mapped peripheral or an I/O device. In addition, the AD7769 high speed bus timing allows direct interfacing to many DSP processors such as the TMS320C10 and ADSP-2101.

AD7769-TMS320C10 Interface

A typical interface to the TMS320C10 is shown in Figure 18. The AD7769 is mapped at a port address, and the interface is designed for the maximum TMS320C10 clock frequency of 20 MHz.




Figure 18. AD7769 to TMS320C10 Interface

Conversion is initiated on the selected AD7769 ADC channel using a single I/O instruction, <OUT ADC, A>. The processor then polls $\overline{\text{INT}}$ until it goes low before reading the conversion result using an <IN A, ADC> instruction. Writing data to the relevant AD7769 DAC consists of an <OUT DAC, A> instruction.

AD7769-ADSP-2101 Interface

Figure 19 shows a typical interface to the DSP microcomputer, the ADSP-2101. The ADSP-2101 is optimized for high speed numeric processing tasks.




Figure 19. AD7769 to ADSP-2101 Interface

Because the instruction cycle of the ADSP-2101 is very fast (80 ns cycle), the \overline{WR} and \overline{RD} pulses must be stretched out to suit the AD7769. This is easily achieved as the ADSP-2101 memory interface supports slower memories and memory-mapped peripherals (i.e., AD7769) with a programmable wait state generation capability. A number of wait states, from 0 to 7, can be specified for each memory interface. One wait state is sufficient for the interface to the AD7769.

AD7769-8051 Interface

A choice of two interface modes are available to the 8051 microcomputer.

Figure 20 shows a typical interface to the 8051 processor bus. It is suitable for the maximum 8051 clock frequency of 12 MHz. In this interface mode, Port 0 provides the multiplexed low order address and data bus and Port 2 provides the high order address bus (A_8-A_{15}) .

Figure 21 shows the AD7769 interfaced to the 8051 parallel I/O ports. This interface circuit is simpler to implement than the previous interface to the processor bus, but, in general, the maximum data throughput rate is much slower (for the same clock frequencies). In addition to its simplicity, the interface to the parallel I/O ports versus the processor bus allows independent control of both the \overline{WR} and \overline{RD} inputs to the AD7769.

For example, the 8051 can set both \overline{WR} and \overline{RD} low at the same time. This permits data from the last ADC conversion to be written directly from the ADC register into the selected DAC register (see Logic Truth Table). This allows very fast transfer of data from the ADC to the DAC and is a useful feature for some applications such as a fast, programmable, infinite sample-and-hold function.




Figure 20. AD7769 to 8051 (Processor Bus) Interface




Figure 21. AD7769 to 8057 (Parallel I/O Ports) Interface

AD7769-MC68HC11 Interface

Figure 22 shows a typical interface between the AD7769 and the MC68HC11 microcomputer. This interface is designed for the maximum MC68HC11 clock speed of 8.4 MHz. The microcomputer is operated in the expanded multiplexed mode, with the AD7769 as a memory mapped peripheral. The expansion bus is made up of Ports B and C, and control signals AS and $R\overline{W}$.





Figure 22. AD7769 to MC68HC11 Interfaced

APPLICATIONS

The AD7769 analog I/O port is used to convert servo related signals between the analog and digital domains. The input structure of the two-channel ADC makes it very easy to convert the typical output signals provided by a servo demodulator.

In a magnetic disk drive employing a dedicated servo surface, the servo demodulator produces two, positive-only, quadrature signals, generally sinusoidal or triangular, from the all-bit patterns read from the servo surface. The quadrature signals have the form of $V_{BIAS} \pm V_{SWING}$. The very fast conversion time of the AD7769 ADC allows sequential conversion of these quadrature signals without introducing significant phase delay errors. These converted signals provide the servo microcontroller with position and track crossing information from which velocity information can be derived. In optical disk drives, analogous servo signals can be derived from the quad photodiode detector to provide position and focus information for the microcontroller. The two DACs in the AD7769 accept servo data from the microcontroller/to position the head assembly. The DACs provide positive-only output signals of the form VBIAS ± VSWING, which are ideal for driving voice coil motors. In magnetic disk drives, a single voice coil motor is used to position the head as sembly and one DAC is usually sufficient to drive the motor in both the seek and track modes. In the seek prode the DAC can be used to generate directly the desired analog velocity trajectory which the head must travel in order to achieve minimum access times. Alternatively, the DAC can generate a servo error value (computed by the microcontroller) between the actual head velocity and the desired head velocity. In the track mode, the DAC can be used to provide a position error signal to keep the head over the track or to detent the head off track, for such purposes as thermal compensation and soft error retries. The second DAC in the AD7769 may be employed in this fine positioning loop. Alternatively, the second DAC can be used to control the speed of the spindle motor via a pulse width modulator. In optical disk drives two voice coil motors are used, requiring both DACs of the AD7769-one for the focus servo loop and one for the radial positioning servo loop.

A typical servo control loop using the AD7769 is shown in Figure 23. In this dedicated servo drive, the servo demodulator converts the servo information bit patterns from the disk into the standard N and Q (normal and quadrature) servo signals. The voice coil motor current, $I_{\rm L}$, is bidirectional and is supplied by the power transconductance amplifier. One input to this amplifier is held at $V_{\rm BIAS}$ (DAC), while the other input is driven from a DAC output, $V_{\rm OUT}$ A/B. Typical input/output waveforms for this power stage are shown in Figure 24. The transconductance, $G_{\rm O}$, of the power stage is determined by external sense resistors.






Figure 24. Typical Relationship Between Input Voltage and Output Current for Transconductance Amplifier

REV. A -13-

Increased Resolution DAC Output

Since both V_{BIAS} (DAC) and V_{SWING} (DAC) are common to both output channels, the full-scale output voltages of both channels are nominally identical. However, by adding an external op amp and scaling resistors, it is possible to attenuate the full-scale output voltage of one (or both) of the DAC outputs to effectively increase the output voltage resolution. Figure 25 shows channel A being attenuated using a resistor scaling of 10:1. The attenuated output voltage, $V_{OUT}A'$, is

$$V_{OUT}A' = V_{BIAS} + (V_{SWING}/10)(2D_A-1).$$

The output voltage of Channel B remains at

$$V_{OUT}B = V_{BIAS} + V_{SWING} (2D_B-1).$$

 D_A and D_B are fractional representations of the DAC input

codes, e.g., $B_A = N_A/256$ and $D_B = N_B/256$. For example, with a V_{SWING} voltage level of 2-V, the Channel B output span is 4 V with an LSB size of 13.6 mV and (attenuated) Channel A output span is 400 mV with an LSB size of 1.56 mV. Changing the resistor scaling in Figure 25 obviously changes the attenuated full-scale output.

AD7769

V_{OUT}B

V_{OUT}B

V_{SWING} (DAC)

V_{SWING} (DAC)

O V_{SWING}

Figure 25. Increasing the DAC Output Voltage Resolution

A single change to the circuit Figure 25 allows the two DAC outputs to be combined to provide a single analog output with resolution beyond the standard 8-bits. Figure 26 shows the rearranged circuit. The composite output, V_{OUT} , is

$$V_{OUT} = V_{OUT}B + (V_{SWING}/10)(2D_A-1)$$

or $V_{OUT} = V_{BIAS} + V_{SWING} (2D_B-1) + (V_{SWING}/10) (2D_A-1).$





Figure 26. Combined V_{OUT}A, V_{OUT}B Circuit

DAC A can be programmed to produce an interpolation function between the 8-bit steps of DAC B to allow, for example, very smooth velocity profile waveforms to be generated.

Servo Offset Facility

Most dedicated servo disk drives offer an offset facility whereby some small voltage is injected into the track-following loop. The purpose of the offset is to move the head to the right or left of its current on-track position to permit reading of off-track data. The circuit is shown in Figure 27. With the 10:1 resistor scaling used in the circuit the output voltage, $V_{\rm OUT}$, is

$$V_{OUT} = V_{PE} + (V_{SWING}/10) (2D_A-1).$$



With no offset added, $V_{OUT} = V_{PE}$, where V_{PE} is the position error voltage which the servo loop normally drives to its zero level, V_{BIAS} . When an offset voltage is supplied by DAC A, the action of the servo is to move the head away from its current on-track position until the position error voltage is equal and opposite to the offset voltage. The position of the head about the track centre is thus programmable.


Programmable Full-Scale Range

-14-

The output voltage span of both DACs is determined by the V_{SWING} (DAC) voltage level. This is normally supplied from some fixed voltage source. However, it is possible to use one of the DAC channels to generate a programmable V_{SWING} voltage level. The remaining channel will thus have a full-scale range and LSB size which is software programmable. This circuit is shown in Figure 28 where V_{OUT} B is used in an implicit feedback loop to generate a programmable swing voltage, V_{SWING} (DAC), for the AD7769 from an external fixed input swing voltage, V_{SWING} . Using the 5:1 resistor scaling shown in Figure 28, the expression for the AD7669 input swing voltage is

$$V_{SWING}(DAC) = \frac{V_{SWING}}{1 - \frac{(2D_B - 1)}{5}}.$$

REV. A



Closed Loop Microstepping

Microstepping is a popular technique in low density disk drives (both floppy and hard disk) which allows higher positional resolution of the disk drive head over that obtainable from a full-step driven stepper motor. Typically, a two-phase stepper motor has its phase currents driven with a sine-cosine relationship. These cosinusoidal signals are generated by two DACs driven with the appropriate data. The resolution of the DACs determines the number of microsteps into which each full step can be divided. For example, with a 1.8° full-step motor and a 4-bit DAC, a microstep size of 0.11° (1.8°/2°n) is obtainable.

The microstepping technique improves the positioning resolution possible in any control application. However, the positional accuracy can be significantly worse than that offered by the original full-step accuracy specification due to load torque effects. To ensure that the increased resolution is useable, it is therefore necessary to use a closed-loop system where the position of the disk drive head (or motor) is monitored. The closed-loop system allows an error between the desired position and the actual position to be monitored and corrected. The correction is achieved by adjusting the ratio of the phase currents in the motor windings until the required head position is reached.

The AD7769 is ideally suited for the closed-loop microstepping technique with its dual DACs for positioning the disk drive head and dual channel ADC for monitoring the position of the head. A typical circuit for a closed-loop microstepping system is shown in Figure 29. The DAC waveforms are shown in Figure 30 along with the direction information of clockwise rotation supplied by the controller.




Figure 30. Typical Control Waveforms for the Microstepping Circuit of Figure 29


A typical transducer would be a moire-fringe transducer which consists of two gratings, one fixed and one moveable. The relative positions of these two gratings will modulate the amount of light from a LED which can pass through. In order to derive head direction information the stationary grating has two sets of bars, with a 90° phase relationship, and two photo-transistors. The quadrature sinusoidal output waveforms (N & Q) can be converted directly by the AD7769.

REV. A -15-


Multichannel Expansion

In some applications, more than two analog input channels are required to be converted by the ADC. Figure 31 shows a circuit configuration for such an application. The ADG528A is a latched, B-channel analog multiplexer that is ideally suited for this application since it is specified for single supply operation (+12 V $\pm 10\%$).

The $\overline{\text{CS}}$, $\overline{\text{ADC}}/\text{DAC}$ and $\overline{\text{WR}}$ inputs of the AD7769 are gated to drive the $\overline{\text{WR}}$ input of the ADG528A. The multiplexer input signal is selected on the falling edge of the $\overline{\text{WR}}$ pulse while the signal is latched on the rising edge. Also, on the rising edge of $\overline{\text{WR}}$, the AD7769 ADC starts conversion. Therefore, the output signal of the multiplexer must have settled to within 8-bits over the duration of the $\overline{\text{WR}}$ pulse (see ADC Conversion Cycle section for details). The t_{ON} ($\overline{\text{WR}}$) and settling time of the ADG528A thus determines the width of the $\overline{\text{WR}}$ pulse.



*ADDITIONAL PINS OMITTED FOR CLARITY



LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
LEADS ARE SOLDER DIPPED OR TIN-PLATED ALLOY 42 OR COPPER.

28-Terminal Plastic Leaded Chip Carrier (P-28A)

