

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor

Datasheet

Product Features

For a complete list of product features, see "Product Features" on page 10.

The following features *do not* **require enabling software:**

- Intel XScale[®] Processor Up to 533 MHz
- **PCI** Interface
- USB v1.1 Device Controller
- **SDRAM Interface**
- **High-Speed UART**
- Console UART
- **Internal Bus Performance Monitoring** Unit
- 16 GPIOs
- **Four Internal Timers**
- **Packaging**
	- 492-pin PBGA
- Commercial/Extended Temperature

Typical Applications

- High-Performance DSL Modem
- High-Performance Cable Modem
- **Residential Gateway**
- SME Router
- **Network Printers**

The following features *do* **require enabling software:**

- **Encryption/Authentication** (AES,DES,3DES,SHA-1,MD5)
- Two High-Speed, Serial Interfaces
- Three Network Processor Engines
- Up to two MII Interfaces
- One UTOPIA Level 2 Interface
- **Multi-Channel HDLC**
- *Note:* Refer to the *Intel® IXP400 Software Programmer's Guide* for information on which features are currently enabled.

- Control Plane
- **Integrated Access Device (IAD)**
- Set-Top Box
- Access Points (802.11a/b/g)
- **Industrial Controllers**

Document Number: 252479-007US June 2007

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS
OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRE TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for
use in medical, life saving, life sustaining, critical control or safety systems, or in nu

Intel may make changes to specifications and product descriptions at any time, without notice.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different
processor families. See http://www.intel.com/products/processor_number f

The Intel[®] IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino logo, Core Inside, FlashFile, i960, InstantIP, Intel, Intel Iogo, Intel386, Intel486, Intel740,
IntelDX2, IntelDX4, IntelSX2, Intel Core, Intel Inside, Intel Inside NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, Itanium, Itanium Inside, MCS, MMX, Oplus,
OverDrive, PDCharm, Pentium, Pentium Inside, skoool, Sound Mark, The Jou Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2007, Intel Corporation. All Rights Reserved.

Contents

Figures

Tables

 $\overline{}$

Revision History

§ §

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007

1.0 Introduction

1.1 About this Document

This datasheet contains a functional overview of the Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor, mechanical data (package signal locations and simulated thermal characteristics), targeted electrical specifications, and some bus functional wave forms for the device. Detailed functional descriptions other than parametric performance are published in the *Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Developer's Manual*.

Other related documents are shown in Table 1.

Table 1. Related Documents

Table 2. Terminology and Acronyms

Table 2. Terminology and Acronyms (Continued)

1.2 Product Features

1.2.1 Product Line Features

This section outlines the features that apply to the Intel[®] IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor.

Some of the features described in this document require enablement by software delivered by Intel. Some features may not be enabled with current software releases.

The features that require software are identified below. Refer to the *Intel® IXP400 Software Programmer's Guide* for information on features that are currently enabled*.*

- Intel XScale[®] Processor (compliant with ARM^{*} architecture)
	- High-performance processor based on Intel XScale[®] Microarchitecture
	- Seven/eight-stage Intel® Super-Pipelined RISC Technology
	- Management unit
		- 32-entry, data memory management unit
		- 32-entry, instruction memory management unit
		- 32-Kbyte, 32-way, set associative instruction cache
		- 32-Kbyte, 32-way, set associative data cache
		- 2-Kbyte, two-way, set associative mini-data cache
		- 128-entry, branch target buffer
		- Eight-entry write buffer
		- Four-entry fill and pend buffers
	- Clock speeds:
		- 266 MHz
		- 400 MHz
		- 533 MHz
	- ARM* Version V5TE Compliant
	- $-$ Intel[®] Media Processing Technology Multiply-accumulate coprocessor
	- Debug unit Accessible through JTAG port
- PCI interface
	- 32-bit interface
	- Selectable clock
		- 33 MHz clock output derived from either GPIO14 or GPIO15
		- 33 and 66 MHz clock input
	- *PCI Local Bus Specification*, Rev. 2.2 compatible
	- PCI arbiter supporting up to four external PCI devices (four REQ/GNT pairs)
	- Host/option capable
	- Master/target capable
	- Two DMA channels
- USB v 1.1 device controller
	- Full-speed capable
	- Embedded transceiver
	- 16 endpoints
- SDRAM interface
	- 32-bit data
	- 13-bit address
	- 133 MHz
	- Up to eight open pages simultaneously maintained
	- Programmable auto-refresh
	- Programmable CAS/data delay

- Support for 8 MB, minimum, up to 256 MB maximum
- Expansion interface
	- 24-bit address
	- 16-bit data
	- Eight programmable chip selects
	- Supports Intel/Motorola* microprocessors
		- Multiplexed-style bus cycles
		- Simplex-style bus cycles
- DSP support for:
	- Texas Instruments* DSPs supporting HPI-8 bus cycles
		- Texas Instruments DSPs supporting HPI-16 bus cycles
- High-speed/Console UARTs
	- 1,200 baud to 921 Kbaud
	- 16550 compliant
	- 64-byte Tx and Rx FIFOs
	- CTS and RTS modem control signals
- Internal bus performance monitoring unit
	- Seven 27-bit event counters
	- Monitoring of internal bus occurrences and duration events
- 16 GPIOs
- Four internal timers
- Packaging
	- 492-pin PBGA
	- Commercial temperature (0° to +70° C)
	- Extended temperature $(-40^\circ$ to $+85^\circ$ C)

The remaining features described in the product line features list require software in order for these features to be functional. To determine if the feature is enabled, see the *Intel® IXP400 Software Programmer's Guide*.

- Three network processor engines (NPEs) **Note 1** Used to offload typical Layer-2 networking functions such as:
	- Ethernet filtering
	- ATM SARing
	- HDLC
- Encryption/Authentication/Hashing **Note 1**
	- DES
	- Triple-DES (3DES)
	- AES 128-bit and 256-bit
	- ARC4/WEP-CRC
	- $-$ SHA-1
	- MD5
- Two MII interfaces **Note 1**
	- 802.3 MII interfaces

Intel[®] IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor
Datasheet Datasheet June 2007 12 Document Number: 252479-007US

- Single MDIO interface to control both MII interfaces
- UTOPIA Level 2 Interface **Note 1**
	- Eight-bit interface
	- Up to 33 MHz clock speed
	- Five transmit and five receive address lines
- Two high-speed, serial interfaces **Note 1**
	- Six-wire
	- Supports speeds up to 8.192 MHz
	- Supports connection to T1/E1 framers
	- Supports connection to CODEC/SLICs
	- Eight HDLC Channels
- *Note:* This feature requires Intel supplied software. To determine if this feature is enabled by a particular software release, see the *Intel® IXP400 Software Programmer's Guide***.**

1.2.2 Processor Features

Table 3 on page 13 describes the features that apply to the Intel[®] IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor.

Table 3. Processor Features (Sheet 1 of 2)

1. The features marked "Yes" require enabling software. Refer to the *Intel® IXP400 Software Programmer's Guide* to determine if the feature is enabled.

2. Only the 266 MHz version of the Intel® IXP420 Network Processor supports extended temperature.

Table 3. Processor Features (Sheet 2 of 2)

Notes:

1. The features marked "Yes" require enabling software. Refer to the *Intel® IXP400 Software Programmer's Guide* to determine if the feature is enabled.

2. Only the 266 MHz version of the Intel® IXP420 Network Processor supports extended temperature.

2.0 Functional Overview

The Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor are compliant with the ARM* Version 5TE instruction-set architecture (ISA). The Intel[®] IXP42X product line and IXC1100 control plane processors are designed with Intel 0.18-micron production semiconductor process technology. This process technology — along with the compactness of the Intel XScale[®] processor, the ability to simultaneously process up to three integrated network processing engines (NPEs), and numerous dedicated-function peripheral interfaces — enables the IXP42X product line and IXC1100 control plane processors to operate over a wide range of low-cost networking applications, with industry-leading performance.

As indicated in Figure 1 through Figure 5, the Intel[®] IXP42X product line and IXC1100 control plane processors combine many features with the Intel XScale® Processor to create a highly integrated processor applicable to LAN/WAN-based networking applications in addition to other embedded networking applications.

This section briefly describes the main features of the product. For detailed functional descriptions, see the *Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Developer's Manual*.

Figure 1. Intel® IXP425 Network Processor Block Diagram

Figure 2. Intel® IXP423 Network Processor Block Diagram

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 16 Document Number: 252479-007US

Figure 3. Intel® IXP422 Network Processor Block Diagram

Figure 4. Intel® IXP421 Network Processor Block Diagram

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor June 2007 Datasheet Document Number: 252479-007US 17

Figure 5. Intel® IXP420 Network Processor Block Diagram

2.1 Functional Units

The following sections briefly the functional units and their interaction in the system. For more detailed information, refer to the *Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Developer's Manual*.

Unless otherwise specified, the functional descriptions apply to all processors in the IXP42X product line and IXC1100 control plane processors. Refer to Table 3 on page 13 and Figure 1 on page 15 through Figure 5 for specific information on supported interfaces.

2.1.1 Network Processor Engines (NPEs)

The network processor engines (NPEs) are dedicated-function processors containing hardware coprocessors integrated into the IXP42X product line and IXC1100 control plane processors. The NPEs are used to off-load processing functions required by the Intel XScale® processor.

These NPEs are high-performance, hardware-multi-threaded processors with additional local-hardware-assist functionality used to off-load highly processor-intensive functions such as MII (MAC), CRC checking/generation, AAL segmentation and re-assembly, AES, DES, 3DES, SHA-1, and MD5. All instruction code for the NPEs are stored locally with a dedicated instruction memory bus and dedicated data memory bus.

These NPEs support processing of the dedicated peripherals that can include:

- A Universal Test and Operation PHY Interface for ATM (UTOPIA) 2 interface
- Two High-Speed Serial (HSS) interfaces
- Two Media-Independent Interfaces (MII)

Intel[®] IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor
Datasheet Datasheet June 2007 18 Document Number: 252479-007US

Table 4 specifies which devices, in the IXP42X product line and IXC1100 control plane processors, have which of these capabilities.

Table 4. Processor Functions

The NPE is a hardware-multi-threaded processor engine that is used to accelerate functions that are difficult to achieve high performance in a standard RISC processor. Each NPE is a 133.32 MHz (which is 4 $*$ OSC_IN input pin) processor core that has selfcontained instruction memory and self-contained data memory that operate in parallel.

In addition to having separate instruction/data memory and local-code store, the NPE supports hardware multi-threading with support for multiple contexts. The support of hardware multi-threading creates an efficient processor engine with minimal processor stalls due to the ability of the processor to switch contexts in a single clock cycle, based on a prioritized/preemptive basis. The prioritized/preemptive nature of the context switching allows time-critical applications to be implemented in a low-latency fashion, which is required while processing multi-media applications.

The NPE also connects several hardware-based coprocessors that are used to implement functions that are difficult for a processor to implement. These functions include:

- Serialization/De-serialization CRC checking/generation
- DES/3DES/AES SHA-1
- MD5 HDLC bit stuffing/de-stuffing

These coprocessors are implemented in hardware, enabling the coprocessors and the NPE processor core to operate in parallel.

The combined forces of the hardware multi-threading, local-code store, independent instruction memory, independent data memory, and parallel processing allows the Intel XScale® processor to be utilized for application purposes. The multi-processing capability of the peripheral interface functions allows unparalleled performance to be achieved by the application running on the Intel XScale[®] processor.

2.1.2 Internal Bus

The internal bus architecture of the IXP42X product line and IXC1100 control plane processors is designed to allow parallel processing to occur and to isolate bus utilization, based on particular traffic patterns. The bus is segmented into three major buses: the North AHB, South AHB, and APB.

2.1.2.1 North AHB

The North AHB is a 133.32 MHz, 32-bit bus that can be mastered by the NPEs. The targets of the North AHB can be the SDRAM or the AHB/AHB bridge. The AHB/AHB bridge allows the NPEs to access the peripherals and internal targets on the South AHB.

Data transfers by the NPEs on the North AHB to the South AHB are targeted predominately to the queue manager. Transfers to the AHB/AHB bridge may be "posted," when writing, or "split," when reading.

When a transaction is "posted," a master on the North AHB requests a write to a peripheral on the South AHB. If the AHB/AHB Bridge has a free FIFO location, the write request will be transferred from the master on the North AHB to the AHB/AHB bridge. The AHB/AHB bridge will complete the write on the South AHB, when it can obtain access to the peripheral on the South AHB. The North AHB is released to complete another transaction.

When a transaction is "split," a master on the North AHB requests a read of a peripheral on the South AHB. If the AHB/AHB bridge has a free FIFO location, the read request will be transferred from the master on the North AHB to the AHB/AHB bridge. The AHB/AHB bridge will complete the read on the South AHB, when it can obtain access to the peripheral on the South AHB.

Once the AHB/AHB bridge has obtained the read information from the peripheral on the South AHB, the AHB/AHB bridge notifies the arbiter, on the North AHB, that the AHB/ AHB bridge has the data for the master that requested the "split" transfer. The master on the North AHB — that requested the split transfer — will arbitrate for the North AHB and transfer the read data from the AHB/AHB bridge. The North AHB is released to complete another transaction while the North AHB master — that requested the "split" transfer — waits for the data to arrive.

These "posting" and "splitting" transfers allow control of the North AHB to be given to another master on the North AHB — enabling the North AHB to achieve maximum efficiency. Transfers to the AHB/AHB bridge are considered to be small and infrequent, relative to the traffic passed between the NPEs on the North AHB and the SDRAM.

2.1.2.2 South AHB

The South AHB is a 133.32 MHz, 32-bit bus that can be mastered by the Intel XScale[®] processor, PCI controller, and the AHB/AHB bridge. The targets of the South AHB Bus can be the SDRAM, PCI interface, queue manager, expansion bus, or the APB/AHB bridge.

Accessing across the APB/AHB bridge allows interfacing to peripherals attached to the APB.

2.1.2.3 APB Bus

The APB Bus is a 66.66 MHz (which is $2 * OSC$ IN input pin.), 32-bit bus that can be mastered by the AHB/APB bridge only. The targets of the APB bus can be:

- High-speed UART interface **Console UART interface**
- USB v1.1 interface All NPEs
- Internal bus performance monitoring unit (IBPMU)
-
-
-
- Interrupt controller
- GPIO Timers

The APB interface is also used as an alternate-path interface to the NPEs and is used for NPE code download and configuration.

2.1.3 MII Interfaces

Two industry-standard, media-independent interface (MII) interfaces are integrated into most of the IXP42X product line and IXC1100 control plane processors with separate media-access controllers and independent network processing engines. (See Table 4 on page 19.)

The independent NPEs and MACs allow parallel processing of data traffic on the MII interfaces and off-loading of processing required by the Intel XScale® processor. The IXP42X product line and IXC1100 control plane processors are compliant with the IEEE, 802.3 specification.

In addition to two MII interfaces, the IXP42X product line and IXC1100 control plane processors include a single management data interface that is used to configure and control PHY devices that are connected to the MII interface.

2.1.4 UTOPIA Level 2

The integrated, UTOPIA Level 2 interface works with a network processing engine, for several of the IXP42X product line and IXC1100 control plane processors. (See Table 4 on page 19.)

The UTOPIA Level 2 interface supports a single- or a multiple-physical-interface configuration with cell-level or octet-level handshaking. The network processing engine handles segmentation and reassembly of ATM cells, CRC checking/generation, and transfer of data to/from memory. This allows parallel processing of data traffic on the UTOPIA Level 2 interface, off-loading processor overhead required by the Intel XScale[®] processor.

The IXP42X product line and IXC1100 control plane processors are compliant with the ATM Forum*, UTOPIA Level-2 Specification*, Revision 1.0.

2.1.5 USB Interface

The integrated USB 1.1 interface is a device-only controller. The interface supports full-speed operation and 16 endpoints and includes an integrated transceiver.

There are:

- Six isochronous endpoints (three input and three output)
- One control endpoints
- Three interrupt endpoints
- Six bulk endpoints (three input and three output)

2.1.6 PCI Controller

The IXP42X product line and IXC1100 control plane processors' PCI controller is compatible with the *PCI Local Bus Specification*, Rev. 2.2. The PCI interface is 32-bit compatible bus and capable of operating as either a host or an option (that is, not the Host) For more information on PCI Controller support and configuration see the *Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Developer's Manual.*

2.1.7 SDRAM Controller

The memory controller manages the interface to external SDRAM memory chips. The interface:

- Operates at 133.32 MHz (which is 4 * OSC_IN input pin.)
- Supports eight open pages simultaneously
- Has two banks to support memory configurations from 8 Mbyte to 256 Mbyte

The memory controller only supports 32-bit memory. If a x16 memory chip is used, a minimum of two memory chips would be required to facilitate the 32-bit interface required by the IXP42X product line and IXC1100 control plane processors. A maximum of four SDRAM memory chips may be attached to the processors. For more information on SDRAM support and configuration see the *Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Developer's Manual*.

The memory controller internally interfaces to the North AHB and South AHB with independent interfaces. This architecture allows SDRAM transfers to be interleaved and pipelined to achieve maximum possible efficiency.

The maximum burst size supported to the SDRAM interface is eight 32-bit words. This burst size allows the best efficiency/fairness performance between accesses from the North AHB and the South AHB.

2.1.8 Expansion Bus

The expansion interface allows easy and — in most cases — glue-less connection to peripheral devices. It also provides input information for device configuration after reset. Some of the peripheral device types are flash, ATM control interfaces, and DSPs used for voice applications. (Some voice configurations can be supported by the HSS interfaces and the Intel XScale® processor, implementing voice-compression algorithms.)

The expansion bus interface is a 16-bit interface that allows an address range of 512 bytes to 16 Mbytes, using 24 address lines for each of the eight independent chip selects.

Accesses to the expansion bus interface consists of five phases. Each of the five phases can be lengthened or shortened by setting various configuration registers on a per-chip-select basis. This feature allows the IXP42X product line and IXC1100 control plane processors to connect to a wide variety of peripheral devices with varying speeds.

The expansion bus interface supports Intel or Motorola* microprocessor-style bus cycles. The bus cycles can be configured to be multiplexed address/data cycles or separate address/data cycles for each of the eight chip-selects.

Additionally, Chip Selects 4 through 7 can be configured to support Texas Instruments HPI-8 or HPI-16 style accesses for DSPs.

The expansion bus interface is an asynchronous interface to externally connected chips. However, a clock must be supplied to the IXP42X product line and IXC1100 control plane processors' expansion bus interface for the interface to operate. This clock can be driven from GPIO 15 or an external source. The maximum clock rate that the expansion bus interface can accept is 66.66 MHz.

At the de-assertion of reset, the 24-bit address bus is used to capture configuration information from the levels that are applied to the pins at this time. External pull-up/ pull-down resistors are used to tie the signals to particular logic levels. For additional details, refer to Section 8 (Expansion Bus Controller) of the *Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Developer's Manual*.)

2.1.9 High-Speed, Serial Interfaces

The high-speed, serial interfaces are six-signal interfaces that support serial transfer speeds from 512 KHz to 8.192 MHz, for some models of the IXP42X product line and IXC1100 control plane processors. (See Table 4 on page 19.)

Each interface allows direct connection of up to four T1/E1 framers and CODEC/SLICs to the IXP42X product line and IXC1100 control plane processors. The high-speed, serial interfaces are capable of supporting various protocols, based on the implementation of the code developed for the network processor engine. For a list of supported protocols, see the *Intel® IXP400 Software Programmer's Guide*.

2.1.10 High-Speed and Console UARTs

The UART interfaces are 16550-compliant UARTs with the exception of transmit and receive buffers. Transmit and receive buffers are 64 bytes-deep versus the 16 bytes required by the 16550 UART specification.

The interface can be configured to support speeds from 1,200 baud to 921 Kbaud. The interface support configurations of:

- Five, six, seven, or eight data-bit transfers
- One or two stop bits
- Even, odd, or no parity

The request-to-send (RTS_N) and clear-to-send (CTS_N) modem control signals also are available with the interface for hardware flow control.

2.1.11 GPIO

16 GPIO pins are supported by the IXP42X product line and IXC1100 control plane processors. GPIO pins 0 through 15 can be configured to be general-purpose input or general-purpose output. Additionally, GPIO pins 0 through 12 can be configured to be an interrupt input.

GPIO Pin 14 and GPIO 15 can also be configured as a clock output. The output-clock configuration can be set at various speeds, up to 33.33 MHz, with various duty cycles. GPIO Pin 14 is configured as an input, upon reset. GPIO Pin 15 is configured as an output, upon reset. GPIO Pin 15 can be used to clock the expansion interface, after reset.

2.1.12 Internal Bus Performance Monitoring Unit (IBPMU)

The IXP42X product line and IXC1100 control plane processors consists of seven 27-bit counters that may be used to capture predefined durations or occurrence events on the North AHB, South AHB, or SDRAM controller page hits/misses.

2.1.13 Interrupt Controller

The IXP42X product line and IXC1100 control plane processors consists of 32 interrupt sources to allow an extension of the Intel XScale® processor FIQ and IRQ interrupt sources. These sources can originate from some external GPIO pins or internal peripheral interfaces.

The interrupt controller can configure each interrupt source as an FIQ, IRQ, or disabled. The interrupt sources tied to Interrupt 0 to 7 can be prioritized. The remaining interrupts are prioritized in ascending order. For example, Interrupt 8 has a higher priority than 9, 9 has a higher priority than 10, and 30 has a higher priority that 31.

2.1.14 Timers

The IXP42X product line and IXC1100 control plane processors consists of four internal timers operating at 66.66 MHz (which is 2 * OSC_IN input pin.) to allow task scheduling and prevent software lock-ups. The device has four 32-bit counters:

- Watch-Dog Timer Timestamp Timer Two general-purpose
- timers

2.1.15 AHB Queue Manager

The AHB Queue Manager (AQM) provides queue functionality for various internal blocks. It maintains the queues as circular buffers in an embedded 8KB SRAM. It also implements the status flags and pointers required for each queue.

The AQM manages 64 independent queues. Each queue is configurable for buffer and entry size. Additionally status flags are maintained for each queue.

The AQM interfaces include an Advanced High-performance Bus (AHB) interface to the NPEs and Intel XScale® processor (or any other AHB bus master), a Flag Bus interface, an event bus (to the NPE condition select logic) and two interrupts to the Intel XScale® processor. The AHB interface is used for configuration of the AQM and provides access to queues, queue status and SRAM. Individual queue status for queues 0-31 is communicated to the NPEs via the flag bus. Combined queue status for queues 32-63 are communicated to the NPEs via the event bus. The two interrupts, one for queues 0- 31 and one for queues 32-63, provide status interrupts to the Intel XScale[®] processor.

2.2 Intel XScale® Processor

The Intel XScale technology is compliant with the ARM* Version 5TE instruction-set architecture (ISA). The Intel XScale[®] processor, shown in Figure 6, is designed with Intel 0.18-micron production semiconductor process technology. This process technology enables the Intel XScale® processor to operate over a wide speed and power range, producing industry-leading mW/MIPS performance.

Intel XScale® processor features include:

- Seven/eight-stage super-pipeline promotes high-speed, efficient processor performance
- 128-entry branch target buffer keeps pipeline filled with statistically correct branch choices
- 32-entry instruction memory-management unit for logical-to-physical address translation, access permissions, I-cache attributes
- 32-entry data-memory management unit for logical-to-physical address translation, access permissions, D-cache attributes
- 32-Kbyte instruction cache can hold entire programs, preventing processor stalls caused by multi-cycle memory accesses
- 32-Kbyte data cache reduces processor stalls caused by multi-cycle memory accesses
- 2-Kbyte mini-data cache for frequently changing data streams avoids "thrashing" of the D-cache
- Four-entry fill-and-pend buffers to promote processor efficiency by allowing "hit-under-miss" operation with data caches
- Eight-entry write buffer allows the processor to continue execution while data is written to memory

- Multiple-accumulate coprocessor that can do two simultaneous, 16-bit, SIMD multiplies with 40-bit accumulation for efficient, high-quality media and signal processing
- Performance monitoring unit (PMU) furnishing two 32-bit event counters and one 32-bit cycle counter for analysis of hit rates, etc. This PMU is for the Intel XScale® processor only. An additional PMU is supplied for monitoring of internal bus performance.
- JTAG debug unit that uses hardware break points and 256-entry trace history buffer (for flow-change messages) to debug programs

Figure 6. Intel XScale® Technology Block Diagram

2.2.1 Super Pipeline

The super pipeline is composed of integer, multiply-accumulate (MAC), and memory pipes.

The integer pipe has seven stages:

- Branch Target Buffer (BTB)/Fetch 1
- Fetch 2
- Decode
- Register File/Shift
- ALU Execute
- State Execute
- Integer Writeback

The memory pipe has eight stages:

- The first five stages of the Integer pipe (BTB/Fetch 1 through ALU Execute) . . . then finish with the following memory stages:
- Data Cache 1
- Data Cache 2
- Data Cache Writeback

The MAC pipe has six to nine stages:

- The first four stages of the Integer pipe (BTB/Fetch 1 through Register File/ Shift) . . . then finish with the following MAC stages:
- MAC 1
- MAC 2
- MAC 3
- MAC 4
- Data Cache Writeback

The MAC pipe supports a data-dependent early terminate where stages MAC 2, MAC 3, and/or MAC 4 are bypassed.

Deep pipes promote high instruction execution rates only when a means exists to successfully predict the outcome of branch instructions. The branch target buffer provides such a means.

2.2.2 Branch Target Buffer (BTB)

Each entry of the 128-entry BTB contains the address of a branch instruction, the target address associated with the branch instruction, and a previous history of the branch being taken or not taken. The history is recorded as one of four states:

• Strongly taken • Weakly taken • Weakly not taken • Strongly not taken

The BTB can be enabled or disabled via Coprocessor 15, Register 1.

When the address of the branch instruction hits in the BTB and its history is strongly or weakly taken, the instruction at the branch target address is fetched. When its history is strongly or weakly not-taken, the next sequential instruction is fetched. In either case the history is updated.

Data associated with a branch instruction enters the BTB the first time the branch is taken. This data enters the BTB in a slot with a history of strongly not-taken (overwriting previous data when present).

Successfully predicted branches avoid any branch-latency penalties in the super pipeline. Unsuccessfully predicted branches result in a four to five cycle branch-latency penalty in the super pipeline.

2.2.3 Instruction Memory Management Unit (IMMU)

For instruction pre-fetches, the IMMU controls logical-to-physical address translation, memory access permissions, memory-domain identifications, and attributes (governing operation of the instruction cache). The IMMU contains a 32-entry, fully associative instruction-translation, look-aside buffer (ITLB) that has a round-robin replacement policy. ITLB entries zero through 30 can be locked.

When an instruction pre-fetch misses in the ITLB, the IMMU invokes an automatic table-walk mechanism that fetches an associated descriptor from memory and loads it into the ITLB. The descriptor contains information for logical-to-physical address translation, memory-access permissions, memory-domain identifications, and attributes governing operation of the I-cache. The IMMU then continues the instruction pre-fetch by using the address translation just entered into the ITLB. When an instruction pre-fetch hits in the ITLB, the IMMU continues the pre-fetch using the address translation already resident in the ITLB.

Access permissions for each of up to 16 memory domains can be programmed. When an instruction pre-fetch is attempted to an area of memory in violation of access permissions, the attempt is aborted and a pre-fetch abort is sent to the Intel XScale[®] processor for exception processing. The IMMU and DMMU can be enabled or disabled together.

2.2.4 Data Memory Management Unit (DMMU)

For data fetches, the DMMU controls logical-to-physical address translation, memoryaccess permissions, memory-domain identifications, and attributes (governing operation of the data cache or mini-data cache and write buffer). The DMMU contains a 32-entry, fully associative data-translation, look-aside buffer (DTLB) that has a roundrobin replacement policy. DTLB entries 0 through 30 can be locked.

When a data fetch misses in the DTLB, the DMMU invokes an automatic table-walk mechanism that fetches an associated descriptor from memory and loads it into the DTLB. The descriptor contains information for logical-to-physical address translation, memory-access permissions, memory-domain identifications, and attributes (governing operation of the D-cache or mini-data cache and write buffer).

The DMMU continues the data fetch by using the address translation just entered into the DTLB. When a data fetch hits in the DTLB, the DMMU continues the fetch using the address translation already resident in the DTLB.

Access permissions for each of up to 16 memory domains can be programmed. When a data fetch is attempted to an area of memory in violation of access permissions, the attempt is aborted and a data abort is sent to the Intel XScale[®] processor for exception processing.

The IMMU and DMMU can be enabled or disabled together.

2.2.5 Instruction Cache (I-Cache)

The I-cache can contain high-use, multiple-code segments or entire programs, allowing the Intel XScale® processor access to instructions at core frequencies. This prevents processor stalls caused by multi-cycle accesses to external memory.

The 32-Kbyte I-cache is 32-set/32-way associative, where each set contains 32 ways and each way contains a tag address, a cache line of instructions (eight 32-bit words and one parity bit per word), and a line-valid bit. For each of the 32 sets, 0 through 28 ways can be locked. Unlocked ways are replaceable via a round-robin policy.

The I-cache can be enabled or disabled. Attribute bits within the descriptors, contained in the ITLB of the IMMU, provide some control over an enabled I-cache.

When a needed line (eight 32-bit words) is not present in the I-cache, the line is fetched (critical word first) from memory via a two-level, deep-fetch queue. The fetch queue allows the next instruction to be accessed from the I-cache, but only when its data operands do not depend on the execution results of the instruction being fetched via the queue.

2.2.6 Data Cache (D-Cache)

The D-cache can contain high-use data such as lookup tables and filter coefficients, allowing the Intel XScale® processor access to data at core frequencies. This prevents processor stalls caused by multi-cycle accesses to external memory.

The 32-Kbyte D-cache is 32-set/32-way associative, where each set contains 32 ways and each way contains a tag address, a cache line (32 bytes with one parity bit per byte) of data, two dirty bits (one for each of two eight-byte groupings in a line), and one valid bit. For each of the 32 sets, zero through 28 ways can be locked, unlocked, or used as local SRAM. Unlocked ways are replaceable via a round-robin policy.

The D-cache (together with the mini-data cache) can be enabled or disabled. Attribute bits within the descriptors, contained in the DTLB of the DMMU, provide significant control over an enabled D-cache. These bits specify cache operating modes such as read and write allocate, write-back, write-through, and D-cache versus mini-data cache targeting.

The D-cache (and mini-data cache) work with the load buffer and pend buffer to provide "hit-under-miss" capability that allows the Intel XScale® processor to access other data in the cache after a "miss" is encountered. The D-cache (and mini-data cache) works in conjunction with the write buffer for data that is to be stored to memory.

2.2.7 Mini-Data Cache

The mini-data cache can contain frequently changing data streams such as MPEG video, allowing the Intel XScale® processor access to data streams at core frequencies. This prevents processor stalls caused by multi-cycle accesses to external memory. The mini-data cache relieves the D-cache of data "thrashing" caused by frequently changing data streams.

The 2-Kbyte, mini-data cache is 32-set/two-way associative, where each set contains two ways and each way contains a tag address, a cache line (32 bytes with one parity bit per byte) of data, two dirty bits (one for each of two eight-byte groupings in a line), and a valid bit. The mini-data cache uses a round-robin replacement policy, and cannot be locked.

The mini-data cache (together with the D-cache) can be enabled or disabled. Attribute bits contained within a coprocessor register specify operating modes write and/or read allocate, write-back, and write-through.

The mini-data cache (and D-cache) work with the load buffer and pend buffer to provide "hit-under-miss" capability that allows the Intel XScale® processor to access other data in the cache after a "miss" is encountered. The mini-data cache (and D-cache) works in conjunction with the write buffer for data that is to be stored to memory.

2.2.8 Fill Buffer (FB) and Pend Buffer (PB)

The four-entry fill buffer (FB) works with the Intel XScale® processor to hold non-cacheable loads until the bus controller can act on them. The FB and the four-entry pend buffer (PB) work with the D-cache and mini-data cache to provide "hit-under-miss" capability, allowing the Intel XScale[®] processor to seek other data in the caches while "miss" data is being fetched from memory.

The FB can contain up to four unique "miss" addresses (logical), allowing four "misses" before the processor is stalled. The PB holds up to four addresses (logical) for additional "misses" to those addresses that are already in the FB. A coprocessor register can specify draining of the fill and pend (write) buffers.

2.2.9 Write Buffer (WB)

The write buffer (WB) holds data for storage to memory until the bus controller can act on it. The WB is eight entries deep, where each entry holds 16 bytes. The WB is constantly enabled and accepts data from the Intel XScale® processor, D-cache, or mini-data cache.

Coprocessor 15, Register 1 specifies whether WB coalescing is enabled or disabled. When coalescing is disabled, stores to memory occur in program order regardless of the attribute bits within the descriptors located in the DTLB. When coalescing is enabled, the attribute bits within the descriptors located in the DTLB are examined to determine when coalescing is enabled for the destination region of memory. When coalescing is enabled in both CP15, R1 and the DTLB, data entering the WB can coalesce with any of the eight entries (16 bytes) and be stored to the destination memory region, but possibly out of program order.

Stores to a memory region specified to be non-cacheable and non-bufferable by the attribute bits within the descriptors located in the DTLB causes the processor to stall until the store completes. A coprocessor register can specify draining of the write buffer.

2.2.10 Multiply-Accumulate Coprocessor (CP0)

For efficient processing of high-quality, media-and-signal-processing algorithms, CP0 provides 40-bit accumulation of 16 x 16, dual-16 x 16 (SIMD), and 32 x 32 signed multiplies. Special MAR and MRA instructions are implemented to move the 40-bit accumulator to two Intel XScale® processor general registers (MAR) and move two Intel XScale[®] processor general registers to the 40-bit accumulator (MRA). The 40-bit accumulator can be stored or loaded to or from D-cache, mini-data cache, or memory using two STC or LDC instructions.

The 16 x 16 signed multiply-accumulates (MIAxy) multiply either the high/high, low/ low, high/low, or low/high 16 bits of a 32-bit Intel XScale[®] processor general register (multiplier) and another 32-bit Intel XScale® processor general register (multiplicand) to produce a full, 32-bit product that is sign-extended to 40 bits and added to the 40-bit accumulator.

Dual-signed, 16 x 16 (SIMD) multiply-accumulates (MIAPH) multiply the high/high and low/low 16-bits of a packed 32-bit, Intel XScale® processor general register (multiplier) and another packed 32-bit, Intel XScale® processor general register (multiplicand) to produce two 16-bits products that are both sign-extended to 40 bits and added to the 40-bit accumulator.

The 32 x 32 signed multiply-accumulates (MIA) multiply a 32-bit, Intel XScale[®] processor general register (multiplier) and another 32-bit, Intel XScale® processor general register (multiplicand) to produce a 64-bit product where the 40 LSBs are added to the 40-bit accumulator. The 16 x 32 versions of the 32 x 32 multiplyaccumulate instructions complete in a single cycle.

2.2.11 Performance Monitoring Unit (PMU)

The performance monitoring unit contains two 32-bit, event counters and one 32-bit, clock counter. The event counters can be programmed to monitor I-cache hit rate, data caches hit rate, ITLB hit rate, DTLB hit rate, pipeline stalls, BTB prediction hit rate, and instruction execution count.

2.2.12 Debug Unit

The debug unit is accessed through the JTAG port. The industry-standard, IEEE 1149.1 JTAG port consists of a test access port (TAP) controller, boundary-scan register, instruction and data registers, and dedicated signals TDI, TDO, TCK, TMS, and TRST#.

The debug unit — when used with debugger application code running on a host system outside of the Intel XScale[®] processor — allows a program, running on the Intel XScale[®] processor, to be debugged. It allows the debugger application code or a debug exception to stop program execution and redirect execution to a debug-handling routine.

Debug exceptions are instruction breakpoint, data breakpoint, software breakpoint, external debug breakpoint, exception vector trap, and trace buffer full breakpoint. Once execution has stopped, the debugger application code can examine or modify the Intel XScale[®] processor's state, coprocessor state, or memory. The debugger application code can then restart program execution.

The debug unit has two hardware-instruction, break point registers; two hardware, data-breakpoint registers; and a hardware, data-breakpoint control register. The second data-breakpoint register can be alternatively used as a mask register for the first data-breakpoint register.

A 256-entry trace buffer provides the ability to capture control flow messages or addresses. A JTAG instruction (LDIC) can be used to download a debug handler via the JTAG port to the mini-instruction cache (the I-cache has a 2-Kbyte, mini-instruction cache to hold a debug handler).

3.0 Functional Signal Descriptions

Listed in the signal definition tables — starting at Table 7, "SDRAM Interface" on page 33 — are pull-up an pull-down resistor recommendations that are required when the particular *enabled* interface is not being used in the application. These external resistor requirements are only needed if the particular model of Intel® IXP42X product line and IXC1100 control plane processors has the particular interface *enabled* and the interface is not required in the application.

Warning: All IXP42X product line and IXC1100 control plane processors I/O pins are *not* 5-V tolerant.

> *Disabled* features, within the IXP42X product line and IXC1100 control plane processors, do not require external resistors as the processor will have internal pull-up or pull-down resistors enabled as part of the *disabled* interface.

Table 5 presents the legend for interpreting the **Type** field in the other tables in this section of the document.

To determine which interfaces are not enabled within the IXP42X product line and IXC1100 control plane processors, see Table 3 on page 13.

Table 5. Signal Type Definitions (Sheet 1 of 2)

Table 5. Signal Type Definitions (Sheet 2 of 2)

Table 6. Processors' Signal Interface Summary Table

3.1 Pin Description Tables

This section identifies all the signal pins by symbol name, type and description. Names should follow the following convention, all capital letters with a trailing "_N" indicate a signal is asserted when driven to a logic low (digital 0). The description includes the full name of the pin along with a functional description. This section does not specify the number of power and ground pins required, but does include the number of different types of power pins required.

A signal called active high specifies that the interface is active when driven to a logic 1 and inactive when driven to a logic 0.

A signal called active low specifies that the interface is active when driven to a logic 0 and inactive when driven to a logic 1.

The following information attempts to explain how to interpret the tables. There are five vertical columns:

- The **Power Reset** or **Sys Reset** column indicates signal state for the following conditions:
	- **Power Reset** is defined as follows: $PWRON_REST_N = 0$ and $REST_IN_N = X$
	- **Sys Reset** is defined as follows: $PWRON_REST_N = 1$ and $REST_IN_N = 0$
- The **Post Reset** column indicates signal state for the following condition:
	- **Post Reset** is defined as follows: $PWRON_REST_N = 1, REST_IN_N = 1$ and $PLL_LOCK = 1$

Table 7. SDRAM Interface

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 33 Document Number: 252479-007US

Table 8. PCI Controller (Sheet 1 of 2)

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 34 Document Number: 252479-007US

Table 8. PCI Controller (Sheet 2 of 2)

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 35 Document Number: 252479-007US

Table 9. High-Speed, Serial Interface 0

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 36 Document Number: 252479-007US

Table 10. High-Speed, Serial Interface 1

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 37 Document Number: 252479-007US

Table 11. MII Interfaces (Sheet 1 of 2)

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 38 Document Number: 252479-007US

Table 11. MII Interfaces (Sheet 2 of 2)

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 39 Document Number: 252479-007US

Table 12. UTOPIA Level 2 Interface (Sheet 1 of 2)

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 40 Document Number: 252479-007US

Table 12. UTOPIA Level 2 Interface (Sheet 2 of 2)

Table 13. Expansion Bus Interface (Sheet 1 of 2)

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 41 Document Number: 252479-007US

EX_RD_N
z | 1 O | Intel-mode read strobe / Motorola-mode read-not-write (EXPB_MOT_RNW) / TI mode read-not-write $EX_CSS_N[7:0]$ Z 1 0 External chip selects for expansion bus. • Chip selects 0 through 7 can be configured to support Intel or Motorola bus cycles.
• Chip selects 4 through 7 can be configured to support TLHPL bus cycles • Chip selects 4 through 7 can be configured to support TI HPI bus cycles. EX_DATA[15:0] Z 0 | I/O Expansion-bus, bidirectional data EX_IOWAIT_N H H H I Data ready/acknowledge from expansion-bus devices. Expansion-bus access is halted when an external device
sets EX_IOWAIT_N to logic 0 and resume from the halted location once the external device sets EX_IOWAIT_N to
logic 1 Should be pulled high through a 10-K Ω resistor when not being utilized in the system. $EX_ROY[3:0]$ H H \vert H \vert HPI interface ready signals. Can be configured to be active high or active low. These signals are used to halt
accesses using Chip Selects 7 through 4 when the chip selects are configured to operate in HPI mode. There is
o Should be pulled high^{††} though a 10-K Ω resistor when not being utilized in the system. **Name Power Reset or Sys Reset Post Reset Type† Description** † For a legend of the **Type** codes, see Table 5 on page 30.
†† For new designs, this signal should be pulled high with a 10-KΩ resistor when not being utilized in the system. No change is required to existing designs that have this signal pulled low.

Table 13. Expansion Bus Interface (Sheet 2 of 2)

Table 14. UART Interfaces (Sheet 1 of 2)

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 42 Document Number: 252479-007US

Table 14. UART Interfaces (Sheet 2 of 2)

Table 15. USB Interface

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 43 Document Number: 252479-007US

Table 16. Oscillator Interface

Table 17. GPIO Interface

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 44 Document Number: 252479-007US

Table 18. JTAG Interface

Table 19. System Interface††

Tor a legend of the Type codes, see Table 5 on page 30.
The IMPORTANT NOTE: When a system-level reset is asserted to the Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane
Processor — either via a p

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 45 Document Number: 252479-007US

Table 19. System Interface††

Table 20. Power Interface

June 2007 Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet 46 Document Number: 252479-007US

4.0 Package and Pinout Information

The Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor have a 492-ball, plastic ball grid array (PBGA) package for commercial-temperature applications and a pin-for-pin, compatible 492-ball, plastic ball grid array with a drop-in heat spreader (H) for extended-temperature applications.

4.1 Package Description

Table 21. Part Numbers for the Intel® IXP42X Product Line of Network Processors (Sheet 1 of 2)

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 48 Document Number: 252479-007US

Ш T

Table 21. Part Numbers for the Intel® IXP42X Product Line of Network Processors (Sheet 2 of 2)

4.2 Signal-Pin Descriptions

In this section, separate ball-map-assignment tables are given for each model of the IXP42X product line and IXC1100 control plane processors. These tables include:

Table 22. Ball Map Assignment for the Intel® IXP425 Network Processor (Sheet 1 of 7)

Table 22. Ball Map Assignment for the Intel® IXP425 Network Processor (Sheet 2 of 7)

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 50 Document Number: 252479-007US

Table 22. Ball Map Assignment for the Intel® IXP425 Network Processor (Sheet 3 of 7)

Table 22. Ball Map Assignment for the Intel® IXP425 Network Processor (Sheet 4 of 7)

Table 22. Ball Map Assignment for the Intel® IXP425 Network Processor (Sheet 5 of 7)

Table 22. Ball Map Assignment for the Intel® IXP425 Network Processor (Sheet 6 of 7)

Table 22. Ball Map Assignment for the Intel® IXP425 Network Processor (Sheet 7 of 7)

Table 23. Ball Map Assignment for the Intel® IXP422 Network Processor (Sheet 1 of 7)

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 56 Document Number: 252479-007US

Table 23. Ball Map Assignment for the Intel® IXP422 Network Processor (Sheet 2 of 7)

Table 23. Ball Map Assignment for the Intel® IXP422 Network Processor (Sheet 3 of 7)

Table 23. Ball Map Assignment for the Intel® IXP422 Network Processor (Sheet 4 of 7)

Table 23. Ball Map Assignment for the Intel® IXP422 Network Processor (Sheet 5 of 7)

Table 23. Ball Map Assignment for the Intel® IXP422 Network Processor (Sheet 6 of 7)

Table 23. Ball Map Assignment for the Intel® IXP422 Network Processor (Sheet 7 of 7)

Table 24. Ball Map Assignment for the Intel® IXP421 Network Processor (Sheet 1 of 7)

Table 24. Ball Map Assignment for the Intel® IXP421 Network Processor (Sheet 2 of 7)

Table 24. Ball Map Assignment for the Intel® IXP421 Network Processor (Sheet 3 of 7)

Table 24. Ball Map Assignment for the Intel® IXP421 Network Processor (Sheet 4 of 7)

Table 24. Ball Map Assignment for the Intel® IXP421 Network Processor (Sheet 5 of 7)

Table 24. Ball Map Assignment for the Intel® IXP421 Network Processor (Sheet 6 of 7)

Table 24. Ball Map Assignment for the Intel® IXP421 Network Processor (Sheet 7 of 7)

Table 25. Ball Map Assignment for the Intel® IXP420 Network Processor and Intel® IXC1100 Control Plane Processor (Sheet 1 of 7)

Note: Interfaces not being utilized at a system level require external pull-up or pull-down resistors. For specific details and requirements, see
Section 3.0, "Functional Signal Descriptions" on page 30.

A25 EX_ADDR[3] B25 VCCP C25 EX_ADDR[7] D25 RCOMP A26 EX_ADDR[5] B26 EX_ADDR[9] C26 EX_ADDR[13] D26 EX_ADDR[17]

Table 25. Ball Map Assignment for the Intel® IXP420 Network Processor and Intel® IXC1100 Control Plane Processor (Sheet 2 of 7)

Table 25. Ball Map Assignment for the Intel® IXP420 Network Processor and Intel® IXC1100 Control Plane Processor (Sheet 3 of 7)

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 72 Document Number: 252479-007US

Table 25. Ball Map Assignment for the Intel® IXP420 Network Processor and Intel® IXC1100 Control Plane Processor (Sheet 4 of 7)

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 74 Document Number: 252479-007US

Table 25. Ball Map Assignment for the Intel® IXP420 Network Processor and Intel® IXC1100 Control Plane Processor (Sheet 6 of 7)

Table 25. Ball Map Assignment for the Intel® IXP420 Network Processor and Intel® IXC1100 Control Plane Processor (Sheet 7 of 7)

4.3 Package Thermal Specifications

The thermal characterization parameter "ΨJT" is proportional to the temperature difference between the top, center of the package and the junction temperature.

This can be a useful value for verifying device temperatures in an actual environment. By measuring the package of the device, the junction temperature can be estimated, if the thermal characterization parameter has been measured under similar conditions.

The use of ΨJT should not be confused with Θjc, which is the thermal resistance from the device junction to the external surface of the package or case nearest the die attachment — as the case is held at a constant temperature.

Case temperature = Junction Temperature - (Ψ) T * Power Dissipation)

 $T_{JC} = T_J - (T_J + Power Dissipation)$

The case temperature can then be monitored to make sure that the maximum junction temperature is not violated. Examples are given in the following sections.

4.3.1 Commercial Temperature

"Commercial" temperature range is defined in terms of the ambient temperature range, which is specified as 0° C to 70[°] C. The maximum power (P) is 2.4 W and the maximum junction temperature (Tj) is 115 ° C.

ΨJT for commercial temperature is 0.89° C/W.

Using the preceding junction-temperature formula, the commercial temperature for a 266 MHz device — assuming a maximum power of 2 W — would be:

 $T_{1C} = 115^{\circ}$ C - $(0.89 * 2.0)$ $T_{JC} = 113.22^{\circ} C$

4.3.2 Extended Temperature

"Extended" temperature range is defined in terms of the ambient temperature range, which is specified as -40 \degree C to 85 \degree C. The maximum power (P) is 2.4 W and the maximum junction temperature (Tj) is 115°C.

ΨJT for extended temperature is 0.32° C/W.

Using the preceding junction-temperature formula, the extended temperature for a 533 MHz device $-$ assuming a maximum power of 2.4 W $-$ would be:

 $T_{\text{JC}} = 115^{\circ} \text{C} - (0.32 * 2.4)$ $T_{1C} = 114.23^{\circ} C$

5.0 Electrical Specifications

5.1 Absolute Maximum Ratings

Warning: Stressing the device beyond the "absolute maximum ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "operating conditions" is not recommended and extended exposure beyond the "operating conditions" may affect device reliability.

5.2 V_{CCPLL1}, V_{CCPLL2}, V_{CCOSCP}, V_{CCOSC} Pin Requirements

To reduce voltage-supply noise on the analog sections of the Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor, the phase-lock loop circuits (V_{CCPLL1}, V_{CCPLL2}) and oscillator circuit (V_{CCOSCP}, V_{CCOSC}) require isolated voltage supplies.

The filter circuits for each supply are shown in the following sections.

5.2.1 V_{CCPLL1} Requirement

A parallel combination of a 10-nF capacitor — for bypass — and a 200-nF capacitor for a first-order filter with a cut-off frequency below 30 MHz — must be connected to the V_{CCPLL1} pin of the Intel[®] IXP42X product line and IXC1100 control plane processors.

The ground of both capacitors should be connected to the nearest V_{SS} supply pin. Both capacitors should be located less than 0.5 inch away from the V_{CCPLL1} pin and the associated V_{SS} pin. In order to achieve the 200-nF capacitance, a parallel combination of two 100-nF capacitors may be used as long as the capacitors are placed directly beside each other.

5.2.2 V_{CCPLL2} Requirement

A parallel combination of a 10-nF capacitor — for bypass — and a 200-nF capacitor for a first-order filter with a cut-off frequency below 30 MHz — must be connected to the $V_{C\text{CPLL2}}$ pin of the IXP42X product line and IXC1100 control plane processors.

The ground of both capacitors should be connected to the nearest V_{SS} supply pin. Both capacitors should be located less than 0.5 inch away from the V_{CCPLL2} pin and the associated V_{SS} pin. In order to achieve the 200-nF capacitance, a parallel combination of two 100-nF capacitors may be used as long as the capacitors are placed directly beside each other.

Figure 10. V_{CCPLL2} Power Filtering Diagram

5.2.3 V_{CCOSCP} Requirement

A single 170-nF capacitor must be connected between the $V_{CCP-OSC}$ pin and $V_{SSP-OSC}$ pin of the IXP42X product line and IXC1100 control plane processors. This capacitor value provides both bypass and filtering.

When 170 nF is an inconvenient size, capacitor values between 150 nF to 200 nF could be used with little adverse effects, assuming that the effective series resistance of the 200-nF capacitor is under 50 mΩ.

In order to achieve a 200-nF capacitance, a parallel combination of two 100-nF capacitors may be used as long as the capacitors are placed directly beside each other. V_{SSP_OSC} consists of two pins, AD10 and AF10. Ensure that both pins are connected as shown in Figure 11.

5.2.4 V_{CCOSC} Requirement

A parallel combination of a 10-nF capacitor — for bypass — and a 200-nF capacitor for a first-order filter with a cut-off frequency below 33 MHz — must be connected to both of the V_{CCOSC} pins of the IXP42X product line and IXC1100 control plane processors.

The grounds of both capacitors should be connected to the V_{SSOSC} supply pin. Both capacitors should be located less than 0.5 inch away from the $V_{\rm CCOSC}$ pin and the associated V_{SSOSC} pin.

In order to achieve a 200-nF capacitance, a parallel combination of two 100-nF capacitors may be used as long as the capacitors are placed directly beside each other.

5.3 RCOMP Pin Requirements

Figure 13 shows the requirements for the RCOMP pin.

Figure 13. RCOMP Pin External Resistor Requirements

5.4 DC Specifications

5.4.1 Operating Conditions

Table 26. Operating Conditions

5.4.2 PCI DC Parameters

Table 27. PCI DC Parameters

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tri-state outputs.

These values are typical values seen by the manufacturing process and are not tested.

Notes:
1.
2.
3.
4. 3. For additional information, see the *PCI Local Bus Specification*, Rev. 2.2. 4. Refer to the product specification update.

5.4.3 USB DC Parameters

Table 28. USB v1.1 DC Parameters

5.4.4 UTOPIA Level 2 DC Parameters

Table 29. UTOPIA Level 2 DC Parameters

5.4.5 MII DC Parameters

Table 30. MII DC Parameters

5.4.6 MDIO DC Parameters

Table 31. MDIO DC Parameters (Sheet 1 of 2)

Table 31. MDIO DC Parameters (Sheet 2 of 2)

5.4.7 SDRAM Bus DC Parameters

Table 32. SDRAM Bus DC Parameters

Notes:

1. V_{IH} overshoot: V_{IH} (MAX) = V_{CCP} + 2 V for a pulse width \leq 3 ns, and the pulse width cannot be greater than one third of the cycle rate.
2. V_{IL} undershoot: V_{IL} (MIN) = -2 V for a pulse width \leq 3 n

5.4.8 Expansion Bus DC Parameters

Table 33. Expansion Bus DC Parameters

2. These values are typical values seen by the manufacturing process and are not tested.

5.4.9 High-Speed, Serial Interface 0 DC Parameters

Table 34. High-Speed, Serial Interface 0 DC Parameters

5.4.10 High-Speed, Serial Interface 1 DC Parameters

Table 35. High-Speed, Serial Interface 1 DC Parameters

5.4.11 High-Speed and Console UART DC Parameters

Table 36. UART DC Parameters

5.4.12 GPIO DC Parameters

Table 37. GPIO DC Parameters

5.4.13 JTAG AND PLL_LOCK DC Parameters

Table 38. JTAG AND PLL_LOCK DC Parameters @ 3.3V

5.4.14 Reset DC Parameters

Table 39. PWRON_RESET_N DC Parameters

Table 40. RESET_IN_N Parameters @ 3.3V

5.5 AC Specifications

5.5.1 Clock Signal Timings

5.5.1.1 Processor Clock Timings

Table 41. Devices' Clock Timings (Oscillator Reference)

2. This parameter applies when driving the clock input with an oscillator.
3. Where the IXP42X product line or IXC1100 control plane processor is 3. Where the IXP42X product line or IXC1100 control plane processor is configured with an input reference-clock, the slew rate should never be faster than 2.5 V/nS to ensure proper PLL operation. To help ensure proper PLL operation at the slower slew rate, the VIH and VIL voltage levels need to be within the specified range at an input clock frequency of 33.33 MHz.

Table 42. Processors' Clock Timings Spread Spectrum Parameters

Figure 14. Typical Connection to an Oscillator

5.5.1.2 PCI Clock Timings

Table 43. PCI Clock Timings

5.5.1.3 MII Clock Timings

Table 44. MII Clock Timings

5.5.1.4 UTOPIA Level 2 Clock Timings

Table 45. UTOPIA Level 2 Clock Timings

5.5.1.5 Expansion Bus Clock Timings

Table 46. Expansion Bus Clock Timings

5.5.2 Bus Signal Timings

The AC timing waveforms are shown in the following sections.

5.5.2.1 PCI

Figure 15. PCI Output Timing

Note: $V_{\text{HI}} = 0.6 V_{\text{CC}}$ and $V_{\text{LOW}} = 0.2 V_{\text{CC}}$

Figure 16. PCI Input Timing

Table 47. PCI Bus Signal Timings

1. See the timing measurement conditions.
2. Parts compliant to the 3.3 V signaling en
3. REQ# and GNT# are point-to-point signa Parts compliant to the 3.3 V signaling environment.

REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bused signals. GNT# has a setup of 10 ns for 33 MHz and 5 ns for 66 MHz; REQ# has a setup of 12 ns for 33 MHz and 5 ns for 66 MHz.

4. RST# is asserted and de-asserted asynchronously with respect to CLK.
5. All PCI outputs must be asynchronously driven to a tri-state value where 6. Setup time applies only when the device is not driving the pin. Devices All PCI outputs must be asynchronously driven to a tri-state value when $RST#$ is active.

Setup time applies only when the device is not driving the pin. Devices cannot drive and receive

signals at the same time.

7. Timing was tested with a 70-pF capacitor to ground.
8. For additional information, see the PCI Local Bus Sp

5.5.2.2 USB Interface

For timing parameters, see the USB 1.1 specification. The IXP42X product line and IXC1100 control plane processors' USB 1.1 interface is a device or function controller only. The IXP42X product line and IXC1100 control plane processors' USB v 1.1 interface cannot be line-powered.

5.5.2.3 UTOPIA Level 2 (33 MHz)

Figure 17. UTOPIA Level 2 Input Timings

Table 48. UTOPIA Level 2 Input Timings Values

Figure 18. UTOPIA Level 2 Output Timings

Intel[®] IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor
Datasheet Datasheet June 2007 90 Document Number: 252479-007US

Table 49. UTOPIA Level 2 Output Timings Values

5.5.2.4 MII

Figure 19. MII Output Timings

Table 50. MII Output Timings Values

Figure 20. MII Input Timings

Table 51. MII Input Timings Values

5.5.2.5 MDIO

Figure 21. MDIO Output Timings

Figure 22. MDIO Input Timings

Table 52. MDIO Timings Values

5.5.2.6 SDRAM Bus

Figure 23. SDRAM Input Timings

Table 53. SDRAM Input Timings Values

Figure 24. SDRAM Output Timings

Table 54. SDRAM Output Timings Values

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 94 Document Number: 252479-007US

5.5.2.7 Expansion Bus

Figure 25. Signal Timing With Respect to Clock Rising Edge

Table 55. Signal Timing With Respect to Clock Rising Edge

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 96 Document Number: 252479-007US

Figure 27. Intel® Multiplexed Write Mode

Table 56. Intel® Multiplexed Mode Values

parameter. The parameter Tale2addrhold is fixed at 1 cycle.

2. Setting the address phase parameter (T1) will adjust the duration that the address appears to the external device.

3. Setting the data setup phase parameter (T2) will adjust the duration that the data appears prior to a data strobe (read or write) to an external device.

4. Setting the data strobe phase parameter (T3) will adjust the duration that the data strobe appears

(read or write) to an external device. Data will be available during this time as well. 5. Setting the data hold strobe phase parameter (T4) will adjust the duration that the chip selects,

address, and data (during a write) will be held.

6. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the expansion interface.

7. One cycle is the period of the Expansion Bus clock.
8. Clock to output delay for all signals will be a maxim

Clock to output delay for all signals will be a maximum of 15 ns for devices requiring operation in

synchronous mode.

9. Timing tests were performed with a 70-pF capacitor to ground.

Figure 28. Intel® Simplex Read Mode

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 100 Document Number: 252479-007US

Table 57. Intel Simplex Mode Values

the expansion interface.

7. One cycle is the period of the Expansion Bus clock. 8. Clock to output delay for all signals will be a maximum of 15 ns for devices requiring operation in synchronous mode.

9. Timing tests were performed with a 70-pF capacitor to ground.

Figure 30. Motorola* Multiplexed Read Mode

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 102 Document Number: 252479-007US

Figure 31. Motorola* Multiplexed Write Mode

Table 58. Motorola* Multiplexed Mode Values (Sheet 1 of 2)

-
-

Table 58. Motorola* Multiplexed Mode Values (Sheet 2 of 2)

Timing tests were performed with a 70-pF capacitor to ground.

Figure 32. Motorola* Simplex Read Mode

Intel[®] IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor
Datasheet Datasheet June 2007 104 Document Number: 252479-007US

Figure 33. Motorola* Simplex Write Mode

Table 59. Motorola* Simplex Mode Values (Sheet 1 of 2)

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 106 Document Number: 252479-007US

Figure 34. HPI-8 Mode Read Accesses

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor June 2007 Datasheet Document Number: 252479-007US 107

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 108 Document Number: 252479-007US

Table 60. HPI Timing Symbol Description

Notes:

- 1. The address phase parameter (T1) must be set to a minimum value of 2. This value allows three T clocks for the address phase. This setting is required to ensure that in the event of an HRDY, the
Intel® IXP42X Product Line and Intel® IXC1100 Control Plane processors has had sufficient time to recognize the HRDY and hold the address phase for at least one clock pulse after the HRDY is deactive.
- 2. The data setup phase parameter (T2) must be set to a minimum value of 2. This value allows three T clocks for setup phase.
- 3. The data strobe phase parameter (T3) must be set to a minimum value of 1. This value allows two T clocks for the data phase. This setting is required to ensure that in the event of an HRDY, the Intel® IXP42X Product Line and Intel® IXC1100 Control Plane processors has had sufficient time to recognize the HRDY and hold the data setup phase for at least one clock pulse after the HRDY is deactive.
- 4. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the Expansion Bus interface.
- 5. HRDY can be asserted by the DSP at any point in the access. The interface will not leave states T1 or T3 until HRDY is de-active.
-
- 6. One cycle is the period of the Expansion Bus clock.
7 Timing tests were performed with a 70-pF capacite Timing tests were performed with a 70-pF capacitor to ground.

Table 61. HPI-8 Mode Write Access Values

Notes:

The address phase parameter (T1) must be set to a minimum value of 2. This value allows three T clocks for the address phase. This setting is required to ensure that in the event of an HRDY, the Intel® IXP42X Product Line and Intel® IXC1100 Control Plane processors has had sufficient time to recognize the HRDY and hold the address phase for at least one clock pulse after the HRDY is deactive.

- 2. The data setup phase parameter (T2) must be set to a minimum value of 2. This value allows three T clocks for setup phase.
- 3. The data strobe phase parameter (T3) must be set to a minimum value of 1. This value allows two T clocks for the data phase. This setting is required to ensure that in the event of an HRDY, the Intel®
IXP42X Product Line and Intel® IXC1100 Control Plane processors has had sufficient time to recognize the HRDY and hold the data setup phase for at least one clock pulse after the HRDY is deactive.
- 4. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the Expansion Bus interface.
- 5. HRDY can be asserted by the DSP at any point in the access. The interface will not leave states T1 or T3 until HRDY is de-active.
- 6. One cycle is the period of the Expansion Bus clock.
- 7. Timing tests were performed with a 70-pF capacitor to ground.

Table 62. HPI-16 Multiplexed Write Accesses Values

Figure 36. HPI-16 Multiplexed Write Mode

Table 63. HPI-16 Multiplexed Read Accesses Values

recognize the HRDY and hold the data setup phase for at least one clock pulse after the HRDY is deactive.

4. Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on the Expansion Bus interface.

5. HRDY can be asserted by the DSP at any point in the access. The interface will not leave states T1 or T3 until HRDY is de-active.

6. One cycle is the period of the Expansion Bus clock.
7. Timing tests were performed with a 70-pF capacito

Timing tests were performed with a 70-pF capacitor to ground.

Figure 37. HPI-16 Multiplex Read Mode

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor June 2007 Datasheet Document Number: 252479-007US 113

Table 64. HPI-16 Simplex Read Accesses Values

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 114 Document Number: 252479-007US

B3744-001 B3744-001 T
Tecov 1-16Cycles 3-5-2010-01-16 Cycles 3-4 Cycles 3-4 Cycles 2-16 Cycles 2-4 Cycles 2-4 Cycles 2-4 Cycles 2-4 Cycles 2-4 Cycles Γp T1 T2 T2 T2 T2 T2 T2 T4 T4 T4 T2 T2 2-4 Cycles $\overline{\mu}$ $2-16C$ _Vcles \mathbf{p} Valid Data $\overbrace{\hspace{2.5cm}}^{\text{E}\wedge\text{E}\cup\text{V}}$ Valid Data $\overbrace{\hspace{2.5cm}}^{\text{E}\wedge\text{E}\cup\text{V}}$ T_{hds1_pulse} Valid Address Valid Address Taddsetup 3-4Cycles $\mathsf P$ $T_{\alpha t a_setup}$ 2hds1va 3-4 Cycles $\mathsf F$ HPI-16Simplex
Read Mode HPI-16 Simplex EX_ADDR[23:0] EX_DATA[15:0] Read Mode EX_CS_N[0] EX_RDY_N EX_WR_N EX_CLK EX_RD_N (hr_w_n)
EX_WR_
(hds1_n)
EX_RDY
(hrdy) (hcs_n) (hcntl)

Figure 38. HPI-16 Simplex Read Mode

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor June 2007 Datasheet Document Number: 252479-007US 115

Table 65. HPI-16 Simplex Write Accesses Values

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 116 Document Number: 252479-007US

Figure 39. HPI-16 Simplex Write Mode

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor June 2007 Datasheet Document Number: 252479-007US 117

5.5.2.7.1 EX_IOWAIT_N

The EX_IOWAIT_N signal is available to be shared by devices attached to chip selects 0 through 7, when configured in Intel or Motorola modes of operation. The main purpose of this signal is to properly communicate with slower devices requiring more time to respond during data access. During idle cycles, the board is responsible for ensuring that EX_IOWAIT_N is pulled-up. The Expansion bus controller will always ignore EX_IOWAIT_N for synchronous Intel mode writes.

Refer to the Using I/O Wait sub-section in the Expansion Bus Controller chapter of the *Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Developer's Manual* for detailed information.

Figure 40. I/O Wait Normal Phase Timing

Figure 41. I/O Wait Extended Phase Timing

5.5.2.8 High-Speed, Serial Interfaces

Figure 42. High-Speed, Serial Timings

Table 66. High-Speed, Serial Timing Values

Notes:

1. HSS_TXCLK and HSS_RXCLK may be coming from external independent sources or being driven by the IXP42X product line and IXC1100 control plane processors. The signals are shown to be synchronous for illustrative purposes and are not required to be synchronous.

2. Applicable when the HSS_RXFRAME and HSS_TXFRAME signals are being driven by an external source as inputs into the IXP42X product line and IXC1100 control plane processors. Always applicable to HSS_RXDATA.

3. The HSS_RXFRAME and HSS_TXFRAME can be configured to accept data on the rising or falling edge of the given reference clock. HSS_RXFRAME and HSS_RXDATA signals are synchronous to HSS_RXCLK and HSS_TXFRAME and HSS_TXDATA signals are synchronous to the HSS_TXCLK.

4. Applicable when the HSS_RXFRAME and HSS_TXFRAME signals are being driven by the IXP42X product line and IXC1100 control plane processors to an external source. Always applicable to

HSS_TXDATA.

5. The HSS_TXCLK can be configured to be driven by an external source or be driven by the IXP42X product line and IXC1100 control plane processors. The slowest clock speed that can be accepted or driven is 512 KHz. The maximum clock speed that can be accepted or driven is 8.192 MHz. The clock duty cycle accepted will be 50/50 + 20%.

6. Timing tests were performed with a 70-pF capacitor to ground and a 10-KΩ pull-up resistor.

For more information on the HSS Jitter Specifications see the *Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Developer's Manual.*

5.5.2.9 JTAG

Figure 43. Boundary-Scan General Timings

Figure 44. Boundary-Scan Reset Timings

Table 67. Boundary-Scan Interface Timings Values

5.5.3 Reset Timings

The IXP42X product line and IXC1100 control plane processors' can be reset in any of the following three modes:

- Cold Reset
- Warm Reset
- Soft Reset.

Normally, a Cold Reset is executed each time power is initially applied to the board, a Warm Reset is executed when it is only intended to reset the IXP42X product line and IXC1100 control plane processors, and a Soft Reset is executed by the watchdog timer.

5.5.3.1 Cold Reset

A Cold Reset condition is when the network processor is initially powered-up and has successfully come out of the Reset. During this state all internal modules and registers are set to the initial default state. To successfully come out of reset, two things must occur:

• Proper power sequence as described in Section 5.6, "Power Sequence" on page 125

• Followed by proper resetting of PWRON_RST_N and RESET_IN_N signals as described in Section 5.5.3.4, "Reset Timings" on page 124

The following procedural sequence must be followed to achieve a successful cold reset:

- 1. VCC and VCC33 power supplies must reach steady state
- 2. Hold PWRON_RST_N and RESET_IN_N asserted for 2000nSec
- 3. De-assert PWRON_RST_N (signal goes high with the help of a pull-up resistor)
- 4. Continue to hold RESET IN N asserted for at least 10nSec more after releasing PWRON_RST_N
- 5. De-assert RESET_IN_N (signal goes high with the help of a pull-up resistor)
- 6. The network processor asserts PLL_LOCK indicating that the processor has successfully come out of Reset

5.5.3.2 Hardware Warm Reset

A Hardware Warm Reset can only be asserted when PWRON_RST_N is de-asserted and the network processor is in a normal operating mode. A Hardware Warm Reset is initiated by the assertion of RESET_IN_N. During this state, all internal registers and modules are set to their initial default state except for the PLL internal modules. Since the PLL modules are not reset, the Reset sequence is executed much faster by the processor.

The following procedural sequence must be followed to achieve a successful Warm Reset:

- 1. The system must have previously completed a Cold Reset successfully.
- 2. PWRON_RST_N must be de-asserted (held high for the entire process).
- 3. Hold RESET_IN_N asserted for 500nSec.
- 4. De-assert RESET_IN_N (signal goes high with the help of a pull-up resistor)
- 5. The network processor asserts PLL_LOCK indicating that the processor has successfully come out of reset.

5.5.3.3 Soft Reset

A Soft Reset condition is accomplished by the usage of the hardware Watch-Dog Timer module, and software to manage and perform counter updates. For a complete description of Watch-Dog Timer functionality, refer to Watchdog Timer sub-section in the Timers Chapter of the *Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Developer's Manual*.

The Soft Reset is similar to what is described in Section 5.5.3.2. The main difference is that there is no hardware requirement; everything is done within the network processor and software support. That is why it is also referred to as a Soft Warm Reset. Since Hardware Warm Reset and Soft Reset are very similar, there must be a way to determine which reset was last executed after recovering. This is done by reading the Timer Status Register bit 4 (Warm Reset). If this bit was last set to 1, it will indicate that a Soft Reset was executed, and if the bit was last reset to 0, then it will indicate that the processor has just come out of either a Hardware Warm Reset or a Cold Reset.

5.5.3.4 Reset Timings

Figure 45. Reset Timings

Table 68. Reset Timings Table Parameters

Notes:

1. T_{RELEASE_PWRON_RST_N} is the time required for the internal oscillator to reach stability.
2. The expansion bus address is captured as a derivative of the RESET_IN_N signal going high. When a programmable-logic device is used to drive the EX_ADDR signals instead of pull-downs, the signals must be active until PLL_LOCK goes high.

3. PLL_LOCK is deasserted immediately when watchdog timer event occurs, or when RESET_IN_N is asserted, or when PWRON_RST_N is asserted. PLL_LOCK remains deasserted for ~24 ref_clocks after the watchdog reset is deasserted (internal to the chip). A ref clock time period is 1/CLKIN.

5.6 Power Sequence

The 3.3-V I/O voltage (V_{CCP}) must be powered up 1 µs before the Intel XScale® processor voltage (V_{CC}) . The IXP42X product line and IXC1100 control plane processors' voltage (V_{CC}) must never become stable prior to the 3.3-V I/O voltage (V_{CCP}). The V_{CCOSC} , V_{CCPLL1} , and V_{CCPLL2} voltages follow the V_{CC} power-up pattern. The V_{CCOSCP} follows the V_{CCP} power-up pattern. The value for $T_{\text{POWER_UP}}$ must be at least 1 µs. The T_{POWER} up timing parameter is measured from V_{CCP} at 3.3 V and V_{CC} at 1.3 V. There are no power-down requirements for the IXP42X product line and IXC1100 control plane processors.

Figure 46. Power-Up Sequence Timing

5.7 I_{CC} and Total Average Power

Table 69. I_{CC} and Total Average Power – Commercial Temperature Range (Sheet 1 of 2)

3. I_{CC_TOTAL} includes total current for V_{CC} , V_{CCOSC} , V_{CCPLL1} , and V_{CCPLL2}
4. I_{CCP_TOTAL} includes total current for V_{CCP} , V_{CCOSCP}

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 126 Document Number: 252479-007US

Table 69. I_{CC} and Total Average Power – Commercial Temperature Range (Sheet 2 of 2)

1. Typical current ICC and ICCP are not tested. Typical currents were measured on the Intel® IXDP425 / IXCDP1100 Development Platform at room temperature using typical SKU silicon samples. A SmartBits* tester was used in a router application running Linux* on the KIXDP425BD. Two Ethernet NPEs, and two Ethernet controller PCI cards were used in this router application. Typical case power supply voltages VCC = 1.327V, VCCP = 3.363 V. Typical operating temperature is room temperature.
2. Maximum voltages: VCC = 1.365 V, VCCP = 3.465 V, VCCosc = 1.365 V, VCCPLL1 = 1.365 V,

VCCPLL2= 1.365 V, maximum capacitive loading on all I/O pins of 50 pF. Maximum ICC and ICCP are steady state currents at maximum operating temperature.

3. I_{CC_TOTAL} includes total current for V_{CC}, V_{CCOSC}, V_{CCPLL1}, and V_{CCPLL2}

4. I_{CCP_TOTAL} includes total current for V_{CCP}, V_{CCOSCP}

Table 70. I_{CC} and Total Average Power - Extended Temperature Range (Sheet 1 of 2)

Notes:

1. Typical current ICC and ICCP are not tested. Typical currents were measured on the Intel® IXDP425 / IXCDP1100 Development Platform at room temperature using typical SKU silicon samples. A SmartBits* tester was used in a router application running Linux on the KIXDP425BD. Two Ethernet NPEs, and two Ethernet controller PCI cards were used in this router application. Typical case power supply voltages VCC = 1.327 V, VCCP = 3.363 V. Typical operating temperature is room temperature. 2. Maximum voltages: VCC = 1.365 V, VCCP = 3.465 V, VCCosc= 1.365 V, VCCPLL1= 1.365 V,

VCCPLL2= 1.365 V, maximum capacitive loading on all I/O pins of 50 pF. Maximum ICC and ICCP are steady state currents at maximum operating temperature.

3. I_{CC_TOTAL} includes total current for V_{CC}, V_{CCOSC}, V_{CCPLL1}, and V_{CCPLL2}
4. I_{CCP_TOTAL} includes total current for V_{CCP}, V_{CCOSCP}

Table 70. I_{CC} and Total Average Power - Extended Temperature Range (Sheet 2 of 2)

6.0 Ordering Information

For ordering information, contact your local Intel sales representative.

Refer to Table 21 on page 48 for the part numbers of the Intel® IXP42X Product Line of Network Processors.

§ §

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor Datasheet June 2007 128 Document Number: 252479-007US