

PRODUCTS COMPANY INVESTOR RELATIONS CAREERS SALES & SUPPORT

nP7250

OC-48c Network Processor (1xOC-48 / 2xGE)

General Description

The RP7250 represents the third generation in packet and cell processing technology from the original pioneering vendor of software-programmable network processors. The nP7250 offers Layer 2, 3, 4, and above packet and cell processing a wire speed for multibervice cellipacket switching and routing systems in both clear channel (OC-48c) and multi-channel (OC-48c) AVCO-12, 2xGE, 16xOC3) modes. The device provides two identical frame interfaces — usually employed as one to framer device and one to a switc facility of the control of the c

The nP7250 combines gluelessly with AMCC 's traffic manager, switch fabric, framer, MAC, and search coprocessor products to provide complete data-plane solutions or can be used easily with an OEM 's own technologies in any or all of these areas.

AMCC's nPsoft ™ Development Environment speeds creation of vendor differentiating features by combining the fundamentally simplified, nPcore based programming model of all AMCC NPUs with advanced development tools, rich application reference interies; seal hardware - based deve systems, and the services of the industry 's most experienced network respectively. processor-based system design staff.

- Features

 9 CO-48 bandwidth Network Processor

 Packet -Over -SONET (POS), ATM, and Gigabit Ethernet support

 7 Channelized modes supporting 1xOC -48, 2xOC -24/GE, 4xOC -12, or
 16xOC -3
- 19XU-7-2 Dual multi -threaded nPcores ™ implementing AMCC 's patented, highly efficient Network Instruction Set Computing (NISC) architecture, optimized for high -speed celliplacete processing

 Simplified single -stage / single -image model for multiprocessor
- Simplified single -stage / single -irriage model for multiproprogramming
 Seamless interface to AMCC traffic managers / switch fabrics
 Seamless interface to search coprocessors
- nPsoft Development Environment
- nP Workbench software development systems with NPU. TM, and framers Application reference libraries for IP routing, ATM, MPLS, L2+ switchi
- 2 Embedded hardware coprocessors, including Policy Engine search
- coprocessor, Statistics Engine, and Special Purpose Unit for Metering Policing, etc.
- Integrated PLL for internal clocks
- 7 JTAG Test Support 7 1.8V core with 3.3V I/O

- Applications

 Core Routers

 MPLS Switch Routers

 ATM Switches

 Subscriber Services

 Voice Gateways

- Edge Router
- Optical Access Multi Service Switches
- Remote Access Servers
- Content/Web Switches, Load Balancers
- ? LAN Switching ? DSLAM

Benefits

Third-Generation Silicon
Along with the nPX5700 10 Gbps traffic manager and nPX5800 20 -160 0 switch fabric, the nP7250 represents our third generation of packet and cell of switch fabric, the nP7250 represents our third generation of packet and cell of the new processing, squeing, scheduling, and switching tenhology, starting with MMC Networks, the original pioneer of software-programmable network processors, which merged with AMCC is 1200. With whiching and network processing solutions in designs by over 100 different customers, including veryety "Tier1" inhetworking equipment vendor, AMCC is technology has matured through years of invaluable real word to be come the world most field -proven network processor technology, And focused purely on the networking and communications industry, our vast experience has produced the industry is most experienced, world -deas network processor based design services team to support our high-performance products.

Flexible, Efficient nPcore ™ Model

Flexible, Efficient nPcore

Model

Each AMCC network processor is built around our patented nPcore technology, which offers a unique combination of performance and flexibility. Using hardware multi - threading, zero - oyel context switching, and powerful on-chip coprocessors to implement key atomic, single-instruction operations, the nP7250 achieves extreme efficiency - OC-48c with just two low-power cores. And yet the nPcore model still preserves complete programming flexibility, allowing the developer to arbitrarily program his adjorithms without restrictions from fixed stages or elements. AMCC NPUs thus offer the flexibility of more general - purpose core - based NPUs, with the efficiency of more flexed incidency of more production. NP1s thus offer the flexibility of more general efficiency of more fixed-function NPUs.

Fundamentally Simplified Multi-Processor Programming Model

Fundamentally Simplified Multi-Processor Programming Model
With multiple multi-Preaded n Porces, the nP7250 can process many
packets or cells simultaneously, but with AMCC 's single -stage, "run -tocompletion "programming model, each packet or cell executes in a single
thread on a single core. In this way, the software developer simply creates
a single program without being forced to break up and load-balance
algorithms across multiple "pipelined" cores, as is the case with many NPUs
based on more general-purpose processor core architectures. Future
migrations are simpler, too, since once an algorithm is developed it never
has to be re-subdivided across a different number of cores in a nextmoneration device.

The eP7250 has dual symmetric frame interfaces configurable in the following formsts: UTOPAL3, POSPHY I.S, Fice Bus 3, RGG 601 or WXV3. The OC48 port can also be used as streams of charnelized 4xOC-12, 16xOC-3 for UTOPAL3, POSPHY 13 and Fixe Bus 3. The eP7250 is fully stream of the UTOPAL3 and Fixe Bus 3. The eP7250 is fully stream of the UTOPAL3 and Fixe Bus 4. The OC48 for UTOPAL3 and Fixe Bus 4. The OC48 for UTOPAL4 and Fixe Bus 4. The OC48 for UTOPAL4 as pselfication.

The nP7250 's flexibility to process both cells and packets sets it apart from almost all other NPU offerings today. Each port can be configured to process cells, packets, or both simultaneously.

Embedded Network Coprocessors

Williple on --thip coprocessors further enhance the nP7250 s performance.
7 Picket Transform Engine — Specially optimized for packet and cell
manipulation, performs special commands on frames as service and in
parallel to the nPcores. Insent/delete data, compute and attach CRC32, and
attach packet header components can all be performed by a single

Instruction.

7. Special Purpose Engine — Eliminates the need for semaphores and other software -based constructs to dramatically reduce the number of instructions needed for operations related to external memory access, especially the synchronization of access to shared data by multiple threads, as is common with multiple packets or cells "in flight" from the same flow.

7. Policy Engine — Essentially an on -chip packet classification and search coprocessor, it allows flexible, programmable policy enforcement. Several lookups — up to 1512 bits in multiple keys — are returned simultaneously with fixed latency. A key application of the Policy Engine is as a "Network -Awn CASE Statement," using multiple simultaneous classifications to eliminate nested if -Then -Else software structures, reducing code size and yleiding both improved and more deterministic performance.

7. Statistics Engine — Automatically collects RMON statistics.

Documents*

* Additional related documentation is ava to approved registered users. You may apply for a *Login Account* to request

Products

nPC1110

Network Pro

nPC2110

Traffic Manage

Switch Fabric

nPX5700

Storage Silicon