10-BIT, TWO PORT BUS SWITCH

## IDT74FST3861 PRODUCT PREVIEW

## FEATURES:

- Bus switches provide zero delay paths
- Extended commercial range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Low switch on-resistance:

FST3xxx $-5 \Omega$
FST32xxx - $28 \Omega$

- TTL-compatible input and output levels
- ESD >2000v per MIL-STD-883, Method 3015;
$>200 \mathrm{~V}$ using machine model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Available in SOIC, QSOP and TSSOP


## DESCRIPTION:

The FST3861 belongs to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. They generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to source junction of this FET is adequately forward-biased, the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has not insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

## FUNCTIONAL BLOCK DIAGRAM



## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $\overline{\mathrm{OE}}$ | Output Enable Input (Active LOW) |
| Ax | A Port Bits |
| Bx | B Port Bits |

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Description | Max. | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $(2)$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| TsTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IouT | Maximum Continuous Channel <br> Current | 128 | mA |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc, Control and Switch terminals

## FUNCTION TABLE

| Inputs | Outputs |  |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ |  |  |
| L | Disconnect A from B |  |
| H | 4246 tob 03 |  |
| CAPACITANCE |  |  |


| Symbol | Parameter | Conditions(2) | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Control Input Capacitance |  | 8 | pF |
| CI/O | Switch Input/Output <br> Capacitance | Switch Off | 13 | pF |

## NOTES:

4246 tbl 04

1. Capacitance is characterized but not tested.
2. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{VIN}=0 \mathrm{~V}$, Vout $=0 \mathrm{~V}$

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Condition Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Control Input HIGH Voltage | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Control Input LOW Voltage | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Control Input HIGH Current | Vcc = Max. | $\mathrm{VI}=\mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IIL | Control Input LOW Current |  | V = GND | - | - | $\pm 1$ |  |
| IozH | Current During Bus Switch DISCONNECT | $\mathrm{Vcc}=$ Max., $\mathrm{Vo}=0$ to 5 V |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IozL |  |  |  | - | - | $\pm 1$ |  |
| VIK | Clamp Diode Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IIN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| IOFF | Switch Power Off Leakage | $\mathrm{Vcc}=0 \mathrm{~V}, \mathrm{Vin}$ or $\mathrm{Vo} \leq 5.5 \mathrm{~V}$ |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Icc | Quiescent Power Supply Current | Vcc = Max., VIN = GND or Vcc |  | - | 0.1 | 3 | $\mu \mathrm{A}$ |

## BUS SWITCH IMPEDANCE OVER OPERATING RANGE

Following Condition Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| RoN | Switch On Resistance ${ }^{(2)}$ | VCC $=$ Min., VIN $=0.0 \mathrm{~V}$ <br> ION $=48 \mathrm{~mA}$ | - | 5 | 7 | $\Omega$ |
|  | VCC $=$ Min., VIN $=2.4 \mathrm{~V}$ <br> ION $=15 \mathrm{~mA}$ | - | 10 | 15 |  |  |
| IOS | Short Circuit Current, A to $\mathrm{B}^{(3)}$ | $\mathrm{A}(\mathrm{B})=0 \mathrm{~V}, \mathrm{~B}(\mathrm{~A})=\mathrm{VCC}$ | 100 | - | - | mA |

## NOTES:

1. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
2. The voltage drop between the indicated ports divided by the current through the switch.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcc}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 1.5 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4,5)}$ | $\mathrm{Vcc}=\mathrm{Max}$. <br> Outputs Open <br> 1 Enable Pin Toggling <br> 50\% Duty Cycle | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 0.3 | 0.4 | $\begin{array}{\|c\|} \hline \mathrm{mA} / \\ \mathrm{MHz} / \\ \text { Enable } \\ \hline \end{array}$ |
| Ic | Total Power Supply Current ${ }^{(6)}$ | Vcc = Max. <br> Outputs Open <br> 1 Enable Pin Toggling $\begin{aligned} & \mathrm{fi}=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \\ & \\ & \mathrm{VIN}=3.4 \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 3.0 3.3 | 4.0 <br> 4.8 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
$\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input (VIN $=3.4 \mathrm{~V})$. All other inputs at Vcc or GND . Switch inputs do not contribute to $\Delta \mathrm{Icc}$.
4. This parameter represents the current required to switch the internal capacitance of the control inputs at the specified frequency. Switch inputs generate no significant power supply currents as they transition. This parameter is not directly testable,
but is derived for use in Total Power Supply Calculations.
5. $\mathrm{CpD}=\mathrm{Iccd} / \mathrm{Vcc}$

CPD = Power Dissipation Capacitance
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\Delta \mathrm{ICCD} \mathrm{DHT}+\mathrm{ICCD}(\mathrm{fiN})$
Icc = Quiescent Current
$\Delta \mathrm{IcC}=$ Power Supply Current for a TTL High Input $(\mathrm{VIN}=3.4 \mathrm{~V})$
Dh = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fi}_{\mathrm{i}}=$ Control Input Frequency
$\mathrm{N}=$ Number of Control Inputs Toggling at fi

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Condition Apply Unless Otherwise Specified:
Commercial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Description ${ }^{(1)}$ | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Data Propagation Delay A to B, B to $A^{(2)}$ | - | - | 0.25 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \end{aligned}$ | Switch CONNECT Delay OE to A or B | 1.5 | - | 6.5 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \end{aligned}$ | Switch DISCONNECT Delay $\overline{\mathrm{OE}}$ to A or B | 1.5 | - | 5.5 | ns |
| \|QcI| | Charge Injection During Switch DISCONNECT $\overline{\mathrm{OE}}$ to A or $\mathrm{B}^{(3)}$ | - | 1.5 | - | pC |

## NOTES:

1. See test circuits and waveforms.
2. The bus switch contributes no Propagation Delay other than the RC Delay of the load interacting with the RC of the switch.
3. $\mid$ QcI| Is the charge injection for a single switch DISCONNECT and applies to either single switches or multiplexers. |QdCI| Is the charge injection for a multiplexer as the multiplexed port switches from one path to another. Charge injection is reduced because the injection from the DISCONNECT of the first path is compensated by the CONNECT of the second path.

## TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain |  |
| Disable Low |  |
| Enable Low | Closed |
| All Other Tests | Open |
| DEFINITIONS: | 4246 lnk 09 |

$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator

## CHARGE INJECTION

## PROPAGATION DELAY

## SET-UP, HOLD AND RELEASE TIMES



ENABLE AND DISABLE TIMES


NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{tF} \leq 2.5 \mathrm{~ns} ; \mathrm{tR} \leq 2.5 \mathrm{~ns}$

## ORDERING INFORMATION

```
IDT }\frac{XX FST }{\mathrm{ Temp. Range }}\frac{XXXX}{\mathrm{ Device Type }
```



